Emerging Directions For Packaging Technologies 62 Emerging Directions For Packaging Technologies

  title={Emerging Directions For Packaging Technologies 62 Emerging Directions For Packaging Technologies},
  author={Ravi Mahajan},
The continual increasing performance of microelectronics products places a high demand on packaging technologies. Key drivers such as thermal management, power delivery, interconnect density, and integration require novel material development and new package architectures. In this paper, package technology migrations for microprocessors and communication products are described. Material needs for high thermal dissipation, high-speed signaling, and high-density interconnects are discussed… CONTINUE READING
Highly Cited
This paper has 59 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 45 extracted citations

Prediction of hotspots on 3D packages due to joule heating in Through Silicon Vias (TSV)

2009 11th Electronics Packaging Technology Conference • 2009
View 3 Excerpts
Highly Influenced

A Power Delivery and Decoupling Network Minimizing Ohmic Loss and Supply Voltage Variation in Silicon Nanoscale Technologies

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2006
View 4 Excerpts
Highly Influenced

Minimizing Ohmic Loss and Supply Voltage Variation Using a Novel Distributed Power Supply Network

Proceedings of the Design Automation & Test in Europe Conference • 2006
View 4 Excerpts
Highly Influenced

Novel Chip-Last Method for Embedded Actives in Organic Packaging Substrates

IEEE Transactions on Components, Packaging and Manufacturing Technology • 2012
View 1 Excerpt

Heat Transfer from Rectangular Pin Fin Heat Sinks under Air Jet Impingement

2011 Fourth International Conference on Intelligent Computation Technology and Automation • 2011

59 Citations

Citations per Year
Semantic Scholar estimates that this publication has 59 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-8 of 8 references

Electrical performance of bumpless build-up layer packaging

H. Braunisch, S. Towle, R. Emery, C. Hu, G. J. Vandentop
Proceedings IEEE Electronic Components and Tech. Conference, (ECTC), San Diego, May 28-31, 2002, in press. • 2002
View 1 Excerpt

Assembly Technology Pathfinding Challenges

Nair, Raj
Intel Assembly & Test Technology Journal, 2001. • 2001
View 1 Excerpt

Bumpless Build-up Layer Packaging

Steve Towle, Henning Braunisch, Chuan Hu, Richard Emery, Gilroy Vandentop
Proceedings ASME Int. Mech. Eng. Congress and Exposition (IMECE), New York, Nov. 11-16, 2001, EPP-24703. • 2001
View 1 Excerpt

Novel microelectronic packaging method for reduced thermo mechanical stresses on low dielectric constant materials

R. Emery, S. Towle, +3 authors G. J. Vandentop
Proceedings Adv. Metallization Conf. (AMC), Montreal, Oct. 9-11, 2001, 7 pages, in press. • 2001
View 3 Excerpts

An Extremely-Thin Profile, Ball Grid Array Style Chip Scale Package

Smith, Lee, Zoba, David
Proceedings of the SMTA International Conference, Chicago, Illinois, September 2000. • 2000
View 1 Excerpt

Thermal Performance from Silicon to Systems

Ram Viswanath, Vijay Wakharkar, Abhay Watwe, Vassou LeBonheur
Intel Journal of Technology, 3 Quarter, 2000, http://developer.intel.com/technology/itj/q32000.htm • 2000
View 1 Excerpt

Cramming More Components Onto Integrated Circuits

Proceedings of the IEEE • 1998
View 2 Excerpts

Similar Papers

Loading similar papers…