Embedded test control schemes using iBIST for SOCs

@article{Kay2005EmbeddedTC,
  title={Embedded test control schemes using iBIST for SOCs},
  author={Douglas Kay and Sung Chung and Samiha Mourad},
  journal={IEEE Transactions on Instrumentation and Measurement},
  year={2005},
  volume={54},
  pages={956-964}
}
This paper presents novel control schemes for testing embedded cores in a system-on-a-chip. It converts a traditional built-in self-test (BIST) scheme into an externally controllable scheme to achieve high test quality within optimal test execution time without inserting test points. Interactive BIST promotes design and test reuse without revealing IP information by using a pattern matching technique instead of fault simulation. 

Similar Papers

Citations

Publications citing this paper.

On System-on-Chip Testing Using Hybrid Test Vector Compression

  • IEEE Transactions on Instrumentation and Measurement
  • 2014
VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 22 REFERENCES

Compression technique for interactive BIST application

  • Proceedings 19th IEEE VLSI Test Symposium. VTS 2001
  • 2001
VIEW 6 EXCERPTS
HIGHLY INFLUENTIAL

A hierarchical test scheme for system-on-chip designs

  • Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition
  • 2002

A building block BIST methodology for SOC designs: a case study

  • Proceedings International Test Conference 2001 (Cat. No.01CH37260)
  • 2001
VIEW 1 EXCERPT