Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems

  title={Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems},
  author={C. Ferri and S. Wood and Tali Moreshet and R. I. Bahar and M. Herlihy},
  journal={J. Parallel Distributed Comput.},
  • C. Ferri, S. Wood, +2 authors M. Herlihy
  • Published 2010
  • Computer Science
  • J. Parallel Distributed Comput.
  • We investigate how transactional memory can be adapted for embedded systems. We consider energy consumption and complexity to be driving concerns in the design of these systems and therefore adapt simple hardware transactional memory (HTM) schemes in our architectural design. We propose several different cache structures and contention management schemes to support HTM and evaluate them in terms of energy, performance, and complexity. We find that ignoring energy considerations can lead to poor… CONTINUE READING
    42 Citations
    Characterizing Energy Consumption in Hardware Transactional Memory Systems
    • 18
    • PDF
    Hardware transactional memory on multi-processor FPGA platform
    • 1
    TMbox: A Flexible and Reconfigurable 16-Core Hybrid Transactional Memory System
    • N. Sönmez, Oriol Arcas, +5 authors M. Valero
    • Computer Science
    • 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines
    • 2011
    • 4
    • PDF
    Energy-Efficient and High-Performance Lock Speculation Hardware for Embedded Multicore Systems
    • 4
    • PDF
    On the design of energy‐efficient hardware transactional memory systems
    • 8
    • PDF
    Energy-Performance Tradeoffs in Software Transactional Memory
    • 8
    • PDF
    Investigating Transactional Memory for High Performance Embedded Systems
    • PDF
    SoC-TM: Integrated HW/SW support for transactional memory programming on embedded MPSoCs
    • C. Ferri, A. Marongiu, +4 authors M. Herlihy
    • Computer Science
    • 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)
    • 2011
    • 22
    • PDF


    Energy reduction in multiprocessor systems using transactional memory
    • Tali Moreshet, R. I. Bahar, M. Herlihy
    • Computer Science, Medicine
    • ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005.
    • 2005
    • 31
    • PDF
    Cache coherence tradeoffs in shared-memory MPSoCs
    • 52
    • PDF
    Scratchpad memory: a design alternative for cache on-chip memory in embedded systems
    • 722
    • PDF
    Power and performance tradeoffs using various caching strategies
    • R. I. Bahar, G. Albera, S. Manne
    • Computer Science
    • Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379)
    • 1998
    • 144
    • PDF
    Power/Performance Hardware Optimization for Synchronization Intensive Applications in MPSoCs
    • 28
    Analyzing on-chip communication in a MPSoC environment
    • 192