Electro-thermal co-simulation of ICs with runtime back-annotation capability

@article{Timr2010ElectrothermalCO,
  title={Electro-thermal co-simulation of ICs with runtime back-annotation capability},
  author={Andr{\'a}s Tim{\'a}r and Gyorgy Bognar and Andr{\'a}s Poppe and M{\'a}rta Rencz},
  journal={2010 16th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC)},
  year={2010},
  pages={1-6}
}
This paper presents a novel approach to logical and thermal co-simulation of ASIC circuits. Numerous electrothermal simulator implementations are present nowadays, but these simulators approach the electro-thermal simulation domain by co-simulating electronic and thermal effects at a low structural level. This approach has the advantage of being very accurate but at the expense of simulation time. In this paper we provide an alternative way to simulate standard cell ASIC circuits electrically… CONTINUE READING
9 Citations
14 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-9 of 9 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 14 references

Electrothermal simulation for the prediction of chip operation within the package

  • M. Rencz, V. Székely, A. Poppe, K. Torki, B. Courtois
  • 19th IEEE SEMI-THERM Symposium, 2003.
  • 2003
1 Excerpt

Ic thermal map from digital and thermal simulations

  • K. Torki, F. Ciontu
  • Proceedings of the 8th Therminic Workshop, Madrid…
  • 2002
2 Excerpts

Therman: a thermal simulation tool for ic chips, microstructures and pw boards

  • V. Székely, A. Poppe, M. Rencz, M. Rosental, T. Teszére
  • Microelectronics Reliability, vol. 40, no. 3, pp…
  • 2000
2 Excerpts

Similar Papers

Loading similar papers…