Electrically alterable avalanche-injection-type MOS READ-ONLY memory with stacked-gate structure
@article{Iizuka1976ElectricallyAA, title={Electrically alterable avalanche-injection-type MOS READ-ONLY memory with stacked-gate structure}, author={Hisakazu Iizuka and F. Masuoka and Tai Sato and M. Ishikawa}, journal={IEEE Transactions on Electron Devices}, year={1976}, volume={23}, pages={379-387} }
Design theory and experimental results of the WRITE and ERASE properties of a rewritable and nonvolatile avalanche-injection-type memory are reported. The memory transistor has the stacked-gate structure of a floating gate and a control gate. The threshold-voltage shift of the transistor due to injected charge is controlled by applied potential on the control gate which reduces the avalanche breakdown voltage of the drain junction and accelerates electron injection into the floating gate. The… CONTINUE READING
Figures from this paper
63 Citations
DIFMOS-A Floating-Gate Eilectrically Erasable Nonvolatile Semiconductor Memory Technology
- Engineering
- 1977
- 2
DIFMOS—A floating-gate electrically erasable nonvolatile semiconductor memory technology
- Materials Science
- IEEE Transactions on Electron Devices
- 1977
- 15
An electrically alterable nonvolatile memory cell using a floating-gate structure
- Computer Science
- IEEE Journal of Solid-State Circuits
- 1979
- 9
FCAT-II: A 50 ns/15 V alterable nonvolatile memory device—Part I: Experimental
- Materials Science
- IEEE Transactions on Electron Devices
- 1983
- 1
Low-voltage alterable EAROM cells with nitride-barrier avalanche-injection MIS (NAMIS)
- Materials Science
- IEEE Transactions on Electron Devices
- 1979
- 16
Low-voltage single supply CMOS electrically erasable read-only memory
- Physics
- IEEE Transactions on Electron Devices
- 1980
- 10
FCAT—A low-voltage high-speed alterable n-channel nonvolatile memory device
- Materials Science
- IEEE Transactions on Electron Devices
- 1979
- 11
References
SHOWING 1-6 OF 6 REFERENCES