Efficient single-chip implementation of SHA-384 and SHA-512

@article{ONeill2002EfficientSI,
  title={Efficient single-chip implementation of SHA-384 and SHA-512},
  author={M{\'a}ire O'Neill and John V. McCanny},
  journal={2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.},
  year={2002},
  pages={311-314}
}
  • M. O'Neill, J. McCanny
  • Published 16 December 2002
  • Computer Science
  • 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.
The rapid developments in the communications industry over the last decade have led to an escalation in the amount of sensitive data being transmitted over the Internet. This has resulted in an increased awareness of the need to provide security measures. Authentication is one such security measure. A novel highly efficient single-chip hardware design of the SHA-384 and SHA-512 authentication algorithms is described in this paper. The compact implementation achieves a throughput of 479 Mbits… 

Figures from this paper

Design and optimized implementation of the SHA-2(256, 384, 512) hash algorithms
TLDR
The proposed reconfigurable architecture can substitute efficiently the existing MD5 and SHA-1 hash function implementations in every security scheme, and offers a higher security level strength.
Performance Analysis of SHACAL-1 Encryption Hardware Architectures
TLDR
Very high-speed and low-area hardware architectures of the SHACAL-1 encryption algorithm are presented and when implemented on Virtex-II XC2V4000FPGA devices, run at a throughput of 23 Gbps.
Hardware Performance Analysis of the SHACAL-2 Encryption Algorithm
TLDR
A hardware performance analysis of the SHACAL-2 encryption algorithm is presented and a comparison is provided between SHACal-2 hardware designs that incorporate carry save adders and designs that include typical full adders.
A compatible SHA series design based on FPGA
  • Jianhua He, Hu Chen, Huaqiang Huang
  • Computer Science
    ECTI-CON2010: The 2010 ECTI International Confernce on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology
  • 2010
TLDR
An implementation is introduced to obtain all of the SHA-256 and SHA-512 functions by adding limited resources on the Xilinx's FPGA by implementing a TPM (Trusted Platform module) encryption core.
Implementation of reconfigurable SHA-2 hardware core
  • T. Mladenov, S. Nooshabadi
  • Computer Science, Mathematics
    APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems
  • 2008
TLDR
A reconfigurable SHA-2 IP core utilizing the available hardware for computing SHA-384/SHA-512 and SHA-224/ SHA-256 with double the throughput is presented.
Implementation of SHA-2 hash function for a digital signature System-on-Chip in FPGA
TLDR
This paper designs a public-key crypto SoC, which uses the SHA-2 hash core in conjunction with a 2048-bit RSA co-processor to perform a digital signature security scheme and uses Verilog to model the hardware and C to code the embedded software.
Architectural design features of a programmable high throughput reconfigurable SHA-2 Processor
TLDR
This paper investigates optimizations techniques that have recently been proposed in the literature that consist mostly in operation rescheduling and hardware reutilization, allowing a significant reduction of the critical path while the required area also decreases.
Very High Speed 17 Gbps SHACAL Encryption Architecture
TLDR
Very high speed and low area hardware architectures of the SHACAL-1 encryption algorithm are presented in this paper and when implemented on a Virtex-II X2V4000 FPGA device, it runs at a throughput of 17 Gbps.
Implementation of the SHA-2 Hash Family Standard Using FPGAs
TLDR
The introduced architecture and the VLSI implementation of this standard performs much better than the implementations of the existing standard SHA-1, and also offers a higher security level strength.
An HMAC processor with integrated SHA-1 and MD5 algorithms
TLDR
This paper proposes a hardware architecture for the standard HMAC function that supports both SHA-1 and MD5 algorithms and automatically generates the padding words and reuses the key for consecutive HMAC jobs that use the same key.
...
1
2
3
4
5
...

References

SHOWING 1-7 OF 7 REFERENCES
A single-chip IPSEC cryptographic processor
TLDR
A novel single-chip hardware IPSec cryptographic design is described, which comprises the Rijndael encryption algorithm and HMAC-SHA-1 authentication algorithm, and is capable of supporting any application requiring authentication and/or encryption.
An FPGA Based SHA-256 Processor
The design, implementation and system level performance of an efficient yet compact field programmable gate array (FPGA) based Secure Hash Algorithm 256 (SHA-256) processor is presented. On a Xilinx
Intercepting mobile communications: the insecurity of 802.11
TLDR
Several serious security flaws in the Wired Equivalent Privacy protocol are discovered, stemming from mis-application of cryptographic primitives, which lead to a number of practical attacks that demonstrate that WEP fails to achieve its security goals.
Demystfiing the IPSfc Protocol
  • Artech House Inc.,
  • 2001
Improving Wireless LAN Authentication
  • www.rsasecurity.com
  • 2001
Cvprography and Network Securily Principles and Pmdice
  • Second Edition, Prentice Hall Intemational,
  • 1999
Nerwork and Intemehwrk Security Principles ond Practice
  • Prentice Hall International
  • 1995