Efficient escape routing for hexagonal array of high density I/Os

@article{Shi2006EfficientER,
  title={Efficient escape routing for hexagonal array of high density I/Os},
  author={Rui Shi and Chung-Kuan Cheng},
  journal={2006 43rd ACM/IEEE Design Automation Conference},
  year={2006},
  pages={1003-1008}
}
The chip/package I/Os count has continuously been growing as the systems become more complicated. High density I/Os interconnection and efficient escape routing with high performance and low cost will greatly benefit the whole electronic system. We analyze the properties of the hexagonal array, which can hold about 15% more I/Os compared with the traditional square grid array. We propose three escape routing strategies for the hexagonal array: column-by-column horizontal escape routing, two… CONTINUE READING

Similar Papers

Figures, Tables, and Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 19 CITATIONS

Layer minimization in escape routing for staggered-pin-array PCBs

  • 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)
  • 2013
VIEW 7 EXCERPTS
CITES METHODS, BACKGROUND & RESULTS
HIGHLY INFLUENCED

Escape Routing for Staggered-Pin-Array PCBs

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2011
VIEW 7 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Effective congestion reduction for IC package substrate routing

  • ACM Trans. Design Autom. Electr. Syst.
  • 2010
VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Optimizing Pin Assignment and Escape Routing for Blind-via-Based PCBs

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2016
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS

Scalable, high-quality, SAT-based multi-layer escape routing

  • 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

Feasible region assignment of routing nets in single-layer routing

  • 2014 IEEE International Symposium on Circuits and Systems (ISCAS)
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

Mixed-Crossing-Avoided Escape Routing of Mixed-Pattern Signals on Staggered-Pin-Array PCBs

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2014
VIEW 2 EXCERPTS
CITES BACKGROUND & METHODS