Efficient Use of Memory Bandwidth to Improve Network Processor Throughput

  title={Efficient Use of Memory Bandwidth to Improve Network Processor Throughput},
  author={Jahangir Hasan and Satish Chandra and T. N. Vijaykumar},
We consider the efficiency of packet buffers used in packet switches built using network processors (NPs). Packet buffers are typically implemented using DRAM, which provides plentiful buffering at a reasonable cost. The problem we address is that a typical NP workload may be unable to utilize the peak DRAM bandwidth. Since the bandwidth of the packet buffer is often the bottleneck in the performance of a shared-memory packet switch, inefficient use of available DRAM bandwidth further reduces… CONTINUE READING
Highly Cited
This paper has 56 citations. REVIEW CITATIONS
41 Citations
3 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 41 extracted citations

57 Citations

Citations per Year
Semantic Scholar estimates that this publication has 57 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-3 of 3 references


  • SAMSUNG Corporation
  • http://www.samsungelectronics.com/semiconductors…
  • 2002
Highly Influential
9 Excerpts

Technologies and building blocks for fast packet forwarding

  • Werner Bux
  • IEEE Communications Magazine,
  • 2001
Highly Influential
3 Excerpts

Similar Papers

Loading similar papers…