Efficient Resource Utilization for an Extensible Processor Through Dynamic Instruction Set Adaptation

@article{Bauer2008EfficientRU,
  title={Efficient Resource Utilization for an Extensible Processor Through Dynamic Instruction Set Adaptation},
  author={Lars Bauer and Muhammad Shafique and J{\"o}rg Henkel},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  year={2008},
  volume={16},
  pages={1295-1308}
}
State-of-the-art application-specific instruction set processors (ASIPs) allow the designer to define individual prefabrication customizations, thus improving the degree of specialization towards the actual application requirements, e.g., the computational hot spots. However, only a subset of hot spots can be targeted to keep the ASIP within a reasonable size. We propose a modular special instruction composition with multiple implementation possibilities per special instruction, compile-time… CONTINUE READING
Highly Cited
This paper has 28 citations. REVIEW CITATIONS
19 Extracted Citations
29 Extracted References
Similar Papers

Citing Papers

Publications influenced by this paper.
Showing 1-10 of 19 extracted citations

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 29 references

Designing Embedded Processors – A low power perspective

  • J. Henkel, S. Parameswaran
  • 2007
1 Excerpt

S . Vassiliadis et al . , “ The MOLEN polymorphic processor ”

  • P. Chow Carrillo
  • 2006

Brisk , A . Kaplan , M . Sarrafzadeh , “ Area - efficient instruction set synthesis for reconfigurable system - on - chip designs ”

  • M. Potkonjak C. Lee, W. H. Mangione-Smith
  • Design Automation Conference ( DAC )
  • 2004

Similar Papers

Loading similar papers…