Efficient Realization of Data Dependencies in Algorithm Partitioning Under Resource Constraints

@inproceedings{Siegel2006EfficientRO,
  title={Efficient Realization of Data Dependencies in Algorithm Partitioning Under Resource Constraints},
  author={Sebastian Siegel and Renate Merker},
  booktitle={Euro-Par},
  year={2006}
}
Mapping algorithms to parallel architectures efficiently is very important for a cost-effective design of many modern technical products. In this paper, we present a solution to the problem of efficiently realizing uniform data dependencies on processor arrays. In contrary to existing approaches, we formulate an optimization problem to consider the cost of both: channels and registers. Further, a solution to the optimization problem assigns which channels shall be implemented and it specifies… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-4 OF 4 CITATIONS

A parallelization methodology for reconfigurable systems applied to edge detection

  • 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)
  • 2013
VIEW 5 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Minimum Cost for Channels and Registers in Processor Arrays by Avoiding Redundancy

  • IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06)
  • 2006
VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 16 REFERENCES

Minimum Cost for Channels and Registers in Processor Arrays by Avoiding Redundancy

  • IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06)
  • 2006
VIEW 1 EXCERPT

Optimal Realization of Uniform Data Dependencies in Algorithm Partitioning Under Resource Constraints

S. Siegel, R. Merker
  • Technical report, Dresden University of Technology, Institute of Circuits and Systems (2006,
  • 2006
VIEW 2 EXCERPTS

Optimal loop scheduling with register constraints using flow graphs

  • 7th International Symposium on Parallel Architectures, Algorithms and Networks, 2004. Proceedings.
  • 2004
VIEW 1 EXCERPT

Optimaler Entwurf paralleler Rechenfelder unter Verwendung ganzzahliger linearer Optimierung

D. Fimmel
  • PhD thesis, Dresden University of Technology, Institute of Circuits and Systems
  • 2002
VIEW 1 EXCERPT

Combining Instruction and Loop Level Parallelism for FPGAs

  • The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01)
  • 2001