Corpus ID: 5418743

Efficient Implementation of Pipelined Double Precision Floating Point Multiplier

  title={Efficient Implementation of Pipelined Double Precision Floating Point Multiplier},
  author={Riya Saini and R. Daruwala},
Floating-point numbers are widely adopted in many applications due their dynamic representation capabilities. Floating-point representation is able to retain its resolution and accuracy compared to fixed-point representations. Unfortunately, floating point operators require excessive area (or time) for conventional implementations. The creation of floating point units under a collection of area, latency, and throughput constraints is an important consideration for system designers. This paper… Expand
7 Citations

Figures from this paper


Implementation of IEEE single precision floating point addition and multiplication on FPGAs
Automating Customisation of Floating-Point Designs
Field programmable gate arrays and floating point arithmetic
A re-evaluation of the practicality of floating-point operations on FPGAs
A Library of Parameterized Floating-Point Modules and Their Use
FPGAs vs. CPUs: trends in peak floating-point performance
FPU implementations with denormalized numbers
Computer arithmetic algorithms
IEEE Standard for Binary Floating Point Arithmetic