Corpus ID: 61395066

Efficient Hardware Architecture of a Modified 2-D Transform for the HEVC Standard

  title={Efficient Hardware Architecture of a Modified 2-D Transform for the HEVC Standard},
  author={Fatma Belghith and H. Loukil and N. Masmoudi},
  journal={International Journal of Computer Science & Applications},
This paper presented an algorithm to compute the 4x4, 8x8 and 16x16 efficient two-dimensional (2-D) transform for the HEVC standard providing less complexity and its hardware design. As HEVC large transforms suffered from the huge number of computations especially multiplications, this paper presented a proposition of a modified algorithm reducing the computational complexity. The goal is to ensure the maximum circuit reuse during the computation while keeping the same quality of encoded videos… Expand
4 Citations

Topics from this paper

Hardware architectures for the H.265/HEVC discrete cosine transform
  • 23
A Review on Pipelined integer DCT architecture for HEVC
Real time implementation of integer DCT based video watermarking architecture
  • 5
  • Highly Influenced
  • PDF


HEVC:A Review, Trends and Challenges
  • 2nd Workshop on Multimedia Data Coding and Transmission,
  • 2011
Analysis, Coding, and Processing for High‐ Definition Videos
  • A thesis from the Chinese University of Hong Kong, January,
  • 2010
Samsung's Response to the Call for Proposals on Video Compression Technology
  • document JCTVC-A124 of JCT-VC
  • 2010
Received electrical engineering degree from the National School of Engineering‐Sfax (ENIS) in 2004; then M.S. and Ph.D. degrees in electronics engineering
  • 2004
Calculation of average PSNR difference between
  • RD curves”,
  • 2001