Efficient Finite Field Processor for GF(2^163) and its VLSI Implementation

  title={Efficient Finite Field Processor for GF(2^163) and its VLSI Implementation},
  author={B. Ansari and H. Wu},
  journal={Fourth International Conference on Information Technology (ITNG'07)},
  • B. Ansari, H. Wu
  • Published 2007
  • Computer Science
  • Fourth International Conference on Information Technology (ITNG'07)
A high performance finite field processor for elliptic curve cryptography is presented. One of the contributions in this work is the modified bit-parallel word-serial (BPWS) finite field multiplication algorithm and its corresponding pipeline-fashion multiplier architecture. The proposed multiplier achieves a throughput of one multiplication every N + 1 clock cycles, in contrast with at least N + 3 clock cycles required in the recent other designs, where N is the ratio of field size to word… Expand
9 Citations
Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic
  • 1
  • PDF
High speed VLSI implementation of a finite field multiplier using redundant representation
  • 1
Review of Elliptic Curve Cryptography processor designs
  • 32
Efficient hardware architecture for scalar multiplications on elliptic curves over prime field
  • 1
  • PDF
A Survey on Hardware Implementations of Elliptic Curve Cryptosystems
  • 7
  • Highly Influenced
  • PDF
Efficient Implementation of Finite Field Multipliers over Binary Extension Fields


A High Performance Reconfigurable Elliptic Curve Processor for GF(2m)
  • 242
  • Highly Influential
  • PDF
A Scalable Dual-Field Elliptic Curve Cryptographic Processor
  • 285
  • Highly Influential
A low power asynchronous GF(2/sup 173/) ALU for elliptic curve crypto-processor
  • 11
A high performance VLIW processor for finite field arithmetic
  • 28
  • PDF
A compact finite field processor over GF(2/sup m/) for elliptic curve cryptography
  • J. Kim, D. Lee
  • Mathematics
  • 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)
  • 2002
  • 18
A reconfigurable coprocessor for finite field multiplication in GF (2 n)
  • 21
FPGA implementation of a microcoded elliptic curve cryptographic processor
  • 104