Efficient Congestion-Oriented Custom Network-on-Chip Topology Synthesis

@article{Ababei2010EfficientCC,
  title={Efficient Congestion-Oriented Custom Network-on-Chip Topology Synthesis},
  author={Cristinel Ababei},
  journal={2010 International Conference on Reconfigurable Computing and FPGAs},
  year={2010},
  pages={352-357}
}
We propose a new custom Network-on-Chip (NoC) topology synthesis methodology consisting of floor planning, routers assignment, and routing paths calculation steps. The proposed heuristic methodology integrates fast algorithms based on the B*-tree representation for floor planning, on bipartite matching for the routers assignment step, and on multi commodity flow for congestion minimization for the routing paths calculation step. Hence, it is able to explore a large portion of the solution space… CONTINUE READING
4 Extracted Citations
19 Extracted References
Similar Papers

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 19 references

Networks on Chip

  • G. De Micheli, L. Benini
  • Morgan Kaufmann
  • 2006
Highly Influential
5 Excerpts

R

  • Y. Hu, Y. Zhu, H. Chen
  • Graham, and C.-K. Cheng, “Communication latency…
  • 2006
2 Excerpts

and A

  • A. Pinto, L. Carloni
  • Sangiovanni-Vincentelli, “Synthesis of on-chip…
  • 2006

and S

  • J. Xu, W. Wolf, J. Henkel
  • Chakradhar, “A design methodology for application…
  • 2006
1 Excerpt

Similar Papers

Loading similar papers…