Efficiency improvement in charge pump circuits

@article{Wang1997EfficiencyII,
  title={Efficiency improvement in charge pump circuits},
  author={Chi-Chang Wang and J. Wu},
  journal={IEEE Journal of Solid-state Circuits},
  year={1997},
  volume={32},
  pages={852-860}
}
Conventional charge pump circuits use a fixed switching frequency that leads to power efficiency degradation for loading less than the rated loading. [...] Key Method The frequency tuning range of this circuit is designed to be from 100 Hz to 25 kHz. A start-up circuit is included to ensure proper pumping action and avoid latch-up during power-up. A slow turn-on, fast turn-off driving scheme is used in the clock buffer to reduce power dissipation. The new dual charge pump circuit was fabricated in a 3-/spl mu/m…Expand
143 Citations
On-chip charge-pump with continuous frequency regulation for precision high-voltage generation
  • 24
Analog VLSI design of multi-phase voltage doublers with frequency regulation
  • 4
  • PDF
A Wide Load Range and High Efficiency Switched-Capacitor DC-DC Converter With Pseudo-Clock Controlled Load-dependent Frequency
  • 15
  • PDF
Area efficiency improvement of CMOS charge pump circuits
  • 4
  • PDF
Topology, control and implementation of switched-capacitor DC-DC power converters for portable applications
  • Highly Influenced
A DC-DC charge pump design based on voltage doublers
  • 247
  • PDF
...
1
2
3
4
5
...

References

SHOWING 1-8 OF 8 REFERENCES
An on-chip back-bias generator for MOS dynamic memory
  • 20
On-Chip High-Voltage Generation in Integrated Circuits Using an Improved Multiplier Technique
  • 250
  • PDF
Charge pump for optimal dynamic range filters
  • 22
High-speed, high-reliability circuit design for megabit DRAM
  • 11
1.2V CMOS switch-capacitor circuits,
  • inISSCC Dig. Tech. Papers,Feb
  • 1996
Integrated dual charge pump power supply and rs-232 transmitter/receiver,
  • U.S. Patent
  • 1990
Jr.et al., “An on-chip back-bias generator for MOS dynamic memory,”IEEE
  • J. Solid-State Circuits, vol
  • 1980
He received the B.S. degree from the Department of Electrical Engineering of Chung Cheng Institute of Technology in 1979 and the M.S. degree in electrical engineering
  • Presently, he is working toward the Ph.D. degree at the Department of Electronics Engineering of National Chiao Tung University His current research interests include analog IC design and digital IC design
  • 1957