Effects of Pipeline Complexity on SMT / CMP Power-Performance Efficiency

@inproceedings{Lee2005EffectsOP,
  title={Effects of Pipeline Complexity on SMT / CMP Power-Performance Efficiency},
  author={Benjamin C. Lee and David M. Brooks},
  year={2005}
}
We consider processor core complexity and its implications for the power-performance efficiency of SMT and CMP architectures, exploring fundamental trade-offs between the efficiency of multi-core architectures and the complexity of their cores from a power-performance perspective. Taking pipeline depth and width as proxies for core complexity, we conduct power-performance simulations of several SMT and CMP architectures employing cores of varying complexity. Our analyses identify efficient… CONTINUE READING
Highly Cited
This paper has 25 citations. REVIEW CITATIONS
18 Citations
30 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 18 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 30 references

Hyper - Threading Technology Architecture and Microarchitecture UltraSPARC IV Mirrors Predecessor : Sun Builds Dual - Core Chip in 130 nm

  • D. Brooks, Z. Hu, K. Skadron, P. Bose
  • Microprocessor Report , Nov
  • 2003

Microarchitecture-Level Power-Performance Analysis: The PowerTimer Approach

  • D. Brooks, P. Bose, V. Srinivasan, M. Gschwind, P. Emma, M. Rosenfield
  • IBM J. Research and Development ,
  • 2003
1 Excerpt

Similar Papers

Loading similar papers…