Corpus ID: 41792896

Effects of Different Clock Gating Techinques on Design

  title={Effects of Different Clock Gating Techinques on Design},
  author={Dushyant Kumar Sharma},
Low power is one of the most important issues in today's ASIC (Application Specific Intregated Circuit) design. As the transistor is scaled down, power density becomes high and there is urgent need of reduction in power. The clock gating is one of the most elegant and classic techniques for reduction of power. Clock gating can be implemented by using any of these three cells, (1) Latch based cell (2) Flip-Flop based cell (3) Gate based cell. In this paper, we demonstrate the effect of different… Expand

Figures and Tables from this paper

Clock Gating: A Comprehensive Power Optimization Technique for Sequential Circuits
Low power is the most critical issues in today’s ASIC design, as the feature size is scaled down. Hence there is a urgent need for power optimization. Clock gating is one of the most elegant andExpand
LECTOR Based Clock Gating for Low Power Multi-Stage Flip Flop Applications
This paper has incorporated a recent clock gating style called LECTOR basedClock gating LB CG to drive multi stage architecture and simulated its performance using 90nm CMOS Predictive Technology Model PTM with a power supply of 1.1V at 18GHz clock frequency. Expand
Power Optimization of I/O Ports Using Modified Clock Gating Technique
In this paper we are proposing modification in existing Clock Gating Technique (CGT). As we know that Clock Gating Technique is one of the efficient technique available to optimize power. Here weExpand
A 90 nm leakage control transistor based clock gating for low power flip flop applications
A new clock gating technique incorporating Leakage Control Transistor is presented and an impressive reduction in power, delay and latency is observed using the proposed gating logic, which has outsmarted the existing works. Expand
This paper goes through the details of adaptive clock gating technique and the parameters which are to be taken into account while deciding the gating circuitry. Expand
Comparative Analysis of Different Clock Gating Techniques
  • Preeti Sahu, S. Agrahari
  • 2020 5th IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE)
  • 2020
In the design of ICs, power dissipation is an important parameter that indicates the need of Low Power circuits in modern VLSI design. In IC chip design various techniques invented for low powerExpand
Development of processor engine for FPGA based clock gating and performing power analysis
  • P. Bhaskar, Vikas K. Jathar
  • Computer Science
  • 2016 International Conference on Computing Communication Control and automation (ICCUBEA)
  • 2016
This paper is focusing on reduction in dynamic power dissipation of chip using latch free clock gating technique and observed that the functional unit enable approach reduces power Dissipation by an average of 65.35% and 52.24% for lower & higher frequencies respectively. Expand
Low power VLSI design approach for 16 bit binary counter to reduce power
This paper gives the circuit level design of a 16-bit binary counter implemented with clock gating at nibble (4-bit) level and gives the power comparison between the normal implementation and the one withclock gating in terms of power. Expand
Power reduction of a CMOS high speed interface using Clock Gating
The evolution of human being consciousness changed the way we look at the world in which we live in. Motivated by economical and environmental issues, the word "efficient" became more relevant in ourExpand
Achieving power efficiency in hardware circuits with symbolic discrete control
An algorithm is given that derives abstract behavioral models directly in a symbolic form from original designs, and is used for formulating suitable constraints and objectives for achieving power-efficiency in hardware circuits with symbolic discrete control. Expand


Power Reduction Through RTL Clock Gating
This paper describes a design methodology for reducing ASIC power consumption through use of the RTL clock gating feature in Synopsys Power Compiler. This feature causes inactive clocked elements toExpand
Low-power design and architecture
For application specific integrated circuits (ASIC) designers, power is becoming more of a constraint: the increasing power consumption decreases reliability and increases costs associated withExpand
Low-power design and architect ture
  • Potentials, IEEE , vol.20, no.3, pp.18-22, Aug/Sep 2001 doi: 10.1109/45.954533
  • 2001
Low power in Encounter® RTL Compiler Manual, Product Version 10
    Setting Constraints and Performing Timing Analysis Using Enocunter® RTL Compiler Manual, Product Version 10
      Using Enocunter® RTL Compiler Manual, Product Version 10