Effective implementation of floating-point adder using pipelined LOP in FPGAs

  title={Effective implementation of floating-point adder using pipelined LOP in FPGAs},
  author={Ali Malik and Seok-Bum Ko},
  journal={Canadian Conference on Electrical and Computer Engineering, 2005.},
The current intellectual property provided by Xilinx for floating-point adder is not competitive and versatile. This paper presents a hardware implementation of IEEE 754 compliant floating-point adder and a design methodology for floating-point adder with leading-one predictor (LOP). LOP has been used to predict the shift amount for post normalization in parallel with the addition. In some cases, however, there is an error in prediction. LOP used in our design detects this error concurrently… CONTINUE READING


Publications citing this paper.
Showing 1-10 of 12 extracted citations

High-performance fpga-based floating-point adder with three inputs

2008 International Conference on Field Programmable Logic and Applications • 2008
View 11 Excerpts
Highly Influenced

32-Bit RISC processor with floating point unit for DSP applications

2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT) • 2016
View 1 Excerpt

Design of a reversible floating-point adder architecture

2011 11th IEEE International Conference on Nanotechnology • 2011
View 1 Excerpt

Design tradeoff analysis of floating-point adders in FPGAs

Canadian Journal of Electrical and Computer Engineering • 2008
View 1 Excerpt


Publications referenced by this paper.

Similar Papers

Loading similar papers…