Effect of Conductance Variability on Resistor-Logic Demultiplexers for Nanoelectronics

@article{Kuekes2006EffectOC,
  title={Effect of Conductance Variability on Resistor-Logic Demultiplexers for Nanoelectronics},
  author={Philip J. Kuekes and Warren Robinett and R.S. Williams},
  journal={IEEE Transactions on Nanotechnology},
  year={2006},
  volume={5},
  pages={446-454}
}
On a mixed-scale nanoelectronic crossbar, in which nanowires cross CMOS-scale wires at right angles, a demultiplexer circuit may be laid out using configurable resistors at the crosspoint junctions. This circuit can function as an interface between conventional CMOS microelectronic circuitry and the smaller nanocircuitry by allowing a few CMOS address lines to control a much larger number of nanowires. The voltage margin properties of these resistor-demultiplexers can be improved by basing them… 

Figures and Tables from this paper

Demultiplexers for Nanoelectronics Constructed From Nonlinear Tunneling Resistors
When using linear resistors to implement nanoelectronic resistor-logic demultiplexers, codes can be used to improve the voltage margins of these circuits. However, the resistors which have been
Improved voltage margins using linear error-correcting codes in resistor-logic demultiplexers for nanoelectronics
TLDR
This code-based demULTiplexer circuit design makes it possible to handle the voltage-margin problem of resistor logic, and thus makes it feasible to build relatively large demultiplexers using nano-scale crossbars with configurable resistors at the crossbar junctions.
Defect tolerance in resistor-logic demultiplexers for nanoelectronics
TLDR
These analyses show that resistor-logic demultiplexers can tolerate small numbers of stuck-closed, stuck-open, and broken-wire defects on individual nanowires, at the cost of some degradation in the circuit's worst-case voltage margin.
Architecture design of resistor/FET-logic demultiplexer for hybrid CMOS/nanodevice circuit interconnect
TLDR
The simulation results provide the requirement on the fabrication process to ensure a high demux reliability, and promise the hybrid resistor/FET-logic demux an improved addressability and process variance tolerance.
Hybrid resistor/FET-logic demultiplexer architecture design for hybrid CMOS/nanodevice circuits
  • Shu LiTong Zhang
  • Engineering
    2007 25th International Conference on Computer Design
  • 2007
TLDR
This work proposes to combine resistor with FET to implement the demux, leading to the so-called hybrid resistor/FET-logic demux architecture, which can make these two types of devices well complement each other to improve the overall demux design effectiveness.
Experimental demonstration of a defect-tolerant nanocrossbar demultiplexer
TLDR
This work builds a 50 nm half-pitch nanocrossbar circuit using imprint lithography and configured it for a demux application, and experimentally demonstrates defect-tolerant demux operations on a 12 × 8 nanoccrossbar array with up to two stuck-open defects per addressed line.
Writing to and reading from a nano-scale crossbar memory based on memristors
TLDR
A design study for a nano-scale crossbar memory system that uses memristors with symmetrical but highly nonlinear current-voltage characteristics as memory elements and simulation results show the feasibility of these writing and reading procedures.
Multiple-Valued Logic Memory System Design Using Nanoscale Electrochemical Cells
  • T. ManikasD. Teeters
  • Materials Science
    38th International Symposium on Multiple Valued Logic (ismvl 2008)
  • 2008
TLDR
The authors have constructed nanoscale electrochemical cell arrays that can function as multiple-valued logic storage cells that will be used to implement multiple-value logic memory units for nanometer scale integrated circuits and components.
Nanoscale Power and Memory Unit Design for Nanoscale Sensor Systems
ABSTRACT Nanoscale sensor systems require the development of nanometer scale integrated circuits and components. Due to limits in device physics, new components must be developed to operate at the

References

SHOWING 1-10 OF 18 REFERENCES
Improved voltage margins using linear error-correcting codes in resistor-logic demultiplexers for nanoelectronics
TLDR
This code-based demULTiplexer circuit design makes it possible to handle the voltage-margin problem of resistor logic, and thus makes it feasible to build relatively large demultiplexers using nano-scale crossbars with configurable resistors at the crossbar junctions.
Defect tolerance in resistor-logic demultiplexers for nanoelectronics
TLDR
These analyses show that resistor-logic demultiplexers can tolerate small numbers of stuck-closed, stuck-open, and broken-wire defects on individual nanowires, at the cost of some degradation in the circuit's worst-case voltage margin.
Resistor-logic demultiplexers for nanoelectronics based on constant-weight codes
TLDR
A purely code-theoretic criterion for selecting codes that will yield memories with large voltage margins is determined, which is to minimize the ratio of the maximum to the minimum Hamming distance between distinct codewords.
Nanoscale molecular-switch crossbar circuits
Molecular electronics offer an alternative pathway to construct nanoscale circuits in which the critical dimension is naturally associated with molecular sizes. We describe the fabrication and
Defect-tolerant interconnect to nanoelectronic circuits: internally redundant demultiplexers based on error-correcting codes
TLDR
A family of defect-tolerant demultiplexers based on error-correcting codes that provides a robust interface to the nano-circuitry, giving significant protection from manufacturing mistakes at the cost of a relatively small amount of area overhead is described.
Array-based architecture for FET-based, nanoscale electronics
Advances in our basic scientific understanding at the molecular and atomic level place us on the verge of engineering designer structures with key features at the single nanometer scale. This offers
Nanowire Crossbar Arrays as Address Decoders for Integrated Nanosystems
TLDR
A general approach for addressing based on molecular-level modification of crossed semiconductor nanowire field-effect transistor (cNW-FET) arrays, where selective chemical modification of cross points in the arrays enables NW inputs to turn specific FET array elements on and off.
Nanoelectronic architectures
TLDR
Simulation results from defect-tolerance studies on two applications mapped onto defective, nanoelectronic fabrics are presented, and strategies for fault tolerance are outlined.
A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology
TLDR
The defect-tolerant architecture of Teramac, which incorporates a high communication bandwith that enables it to easily route around defects, has significant implications for any future nanometer-scale computational paradigm.
Nanoscale molecular-switch devices fabricated by imprint lithography
Nanoscale molecular-electronic devices comprising a single molecular monolayer of bistable [2]rotaxanes sandwiched between two 40-nm metal electrodes were fabricated using imprint lithography.
...
...