author={Dimitra Papagiannopoulou and A. Marongiu and Tali Moreshet and M. Herlihy and R. I. Bahar},
  journal={ACM Transactions on Embedded Computing Systems (TECS)},
  pages={1 - 18}
  • Dimitra Papagiannopoulou, A. Marongiu, +2 authors R. I. Bahar
  • Published 2017
  • Computer Science
  • ACM Transactions on Embedded Computing Systems (TECS)
  • Scaling of semiconductor devices has enabled higher levels of integration and performance improvements at the price of making devices more susceptible to the effects of static and dynamic variability. Adding safety margins (guardbands) on the operating frequency or supply voltage prevents timing errors, but has a negative impact on performance and energy consumption. We propose Edge-TM, an adaptive hardware/software error management policy that (i) optimistically scales the voltage beyond the… CONTINUE READING
    16 Citations
    Exploiting Timing Violations under Voltage Scaling with Hardware Transactional Memory by
    • Highly Influenced
    • PDF
    Energy-Quality Scalable Integrated Circuits and Systems: Continuing Energy Scaling in the Twilight of Moore’s Law
    • 11
    IgnoreTM: Opportunistically Ignoring Timing Violations for Energy Savings using HTM
    • 2
    Evaluating critical bits in arithmetic operations due to timing violations
    • 5
    • PDF
    Special Session: Does Approximation Make Testing Harder (or Easier)?
    • 1
    Self-adaptive cloud monitoring with online anomaly detection
    • 24
    • PDF


    A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance
    • 259
    • Highly Influential
    Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance
    • 337
    • Highly Influential
    • PDF
    Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
    • 524
    • Highly Influential
    • PDF
    CMOS process variations: A critical operation point hypothesis. web.stanford.edu/class/ee380/ Abstracts/080402-jhpatel.pdf
    • 2008