Early-zero 4-phase micro-pipeline controller with protection


A thorough and detailed analysis of an asynchronous 4-phase transfer protocol with early-zero reset is presented. The protocol is implemented by a micro-pipeline controller whose register-fixative (pipeline register) is implemented by dynamic (Edge) flip-flops, writing data by the rising edge of the signal. Based on this analysis two original results are… (More)
DOI: 10.1145/2812428.2812452


9 Figures and Tables