Early Clock Tree Estimation for QOR Improvement in Soc Design


This paper gives the Growth of the semiconductor industry has made the design of integrated circuits in daunting task. The ASIC design flow is differs the design of the clock network until late in the design of cycle when the cell placement is done and the location of the registers are known. And the clock tree estimation always based on best guess of the… (More)


1 Figure or Table

Slides referencing similar topics