EUV pattern shift compensation strategies
@inproceedings{Schmoeller2008EUVPS, title={EUV pattern shift compensation strategies}, author={T. Schmoeller and T. Klimpel and I. Kim and G. Lorusso and A. Myers and R. Jonckheere and A. Goethals and K. Ronse}, booktitle={SPIE Advanced Lithography}, year={2008} }
EUV lithography is one of the hot candidates for the 22nm node. A well known phenomenon in EUV lithography is the impact of non-telecentricity and the mask topography on printing performance. Due to oblique illumination of the mask, layout, the printed features are shifted and biased on the wafer with respect to their target dimension up to several nanometers. This effect is inherent to EUV imaging systems. In order to maintain CDU, overlay and registration requirements, these effects need to… Expand
25 Citations
EUV-patterning characterization using a 3D mask simulation and field EUV scanner
- Materials Science, Engineering
- Advanced Lithography
- 2009
- 4
Shadowing effect modeling and compensation for EUV lithography
- Materials Science, Engineering
- Advanced Lithography
- 2011
- 20
Application of EUV resolution enhancement techniques (RET) to optimize and extend single exposure bi-directional patterning for 7nm and beyond logic designs
- Computer Science, Engineering
- SPIE Advanced Lithography
- 2016
- 15
Fully model-based methodology for simultaneous correction of extreme ultraviolet mask shadowing and proximity effects
- Computer Science
- 2011
- 17
A fully model-based methodology for simultaneously correcting EUV mask shadowing and optical proximity effects with improved pattern transfer fidelity and process windows
- Computer Science, Engineering
- Lithography Asia
- 2009
- 3
Comparative study of DRAM cell patterning between ArF immersion and EUV lithography
- Materials Science, Engineering
- Advanced Lithography
- 2009
- 10
3D mask effects of absorber geometry in EUV lithography systems
- Physics, Engineering
- SPIE Advanced Lithography
- 2016
- 2
Assessment of full-chip level EUV optical correction for sub-40nm memory device
- Physics, Engineering
- Advanced Lithography
- 2009
- 3