EDIF grows up

  title={EDIF grows up},
  author={John P. Eurich and Gerald Roth},
  journal={IEEE Spectrum},
The Electronic Design Interchange Format (EDIF), now in its second revision and paving the way for universal data exchange among CAE tools, is examined. Translators can convert data files from a given design tool into EDIF as a standard format and from EDIF into the form needed by another design tool. The benefits of using EDIF for design capture tools, design analysis tools, and logic synthesizers are discussed. Examples of the successful use of EDIF are given, and some problems encountered in… 
9 Citations

Resource management for CAD frameworks

An improved methodology for managing CAD resources--the tool and data abstractions that form the basis of tool integration efforts is devised, which permits many different abstracted views to coexist within the same CAD framework.

Development of a technology independent library

Erasable Programmable Logic Devices

Various acronyms are used to describe programmable logic, such as FPGA, GAL, PAL, EPLD, FPLA, which are usually identified with array-based (AND-OR) programmable Logic.

HIST: A hierarchical self test methodology for chips, boards, and systems

The HIST approach, which allows the automated insertion of self test hardware into hierarchically designed circuits and systems to implement the RUNBIST instruction of the IEEE 1149.1 standard, is presented.

Survey on Optimization Techniques in High Level Synthesis

This paper provides a detailed survey of optimization techniques available in high level synthesis, addressing topics such as Area optimization, Resource optimization, Power optimization and Optimization issues pertaining to the notions value-grouping, value to register assignment, Transfer to wire assignment and wire to FU port assignment.

SPE for the Internet of Things and Other Real-Time Embedded Systems

The model interoperability framework that uses Model Interchange Formats (MIFs) to exchange performance models among modeling tools is described and an evaluation of the approach and how it can be used for performance evaluation of RTES and IoT is evaluated.

Recent Developments in Scheduling and Allocation of High Level Synthesis

To maximize the benefits of HLS, this paper describes the scheduling and allocation algorithms using Technology Specific Library (TSL).

Reconfigurable Field Programmable Gate Arrays: Hardening Solutions

During the past years, several mitigation techniques have been proposed in order to increase the reliability of circuits of avionics and space applications and, in particular, to remove single and

On flexibly integrating machine vision inspection systems in PCB manufacture

It is envisaged that more efficient and cost-effective applications of AOI can be attained through adopting the flexible integration methods proposed, since AoI-generated information can now be accessed and utilized by other processes.