Dynamically Trading Frequency for Complexity in a GALS Microprocessor

  title={Dynamically Trading Frequency for Complexity in a GALS Microprocessor},
  author={S. Dropsho and G. Semeraro and David H. Albonesi and G. Magklis and M. Scott},
  journal={37th International Symposium on Microarchitecture (MICRO-37'04)},
  • S. Dropsho, G. Semeraro, +2 authors M. Scott
  • Published 2004
  • Computer Science
  • 37th International Symposium on Microarchitecture (MICRO-37'04)
  • Microprocessors are traditionally designed to provide "best overall" performance across a wide range of applications and operating environments. Several groups have proposed hardware techniques that save energy by "downsizing" hardware resources that are underutilized by the current application phase. Others have proposed a different energy-saving approach: dividing the processor into domains and dynamically changing the clock frequency and voltage within each domain during phases when the full… CONTINUE READING
    27 Citations
    Dynamic MIPS rate stabilization in out-of-order processors
    • 21
    • PDF
    Drowsy Cache Partitioning for Multithreaded Systems and High Level Caches
    Alternative Timing in Digital Logic
    Simulating a LAGS processor to consider variable latency on L1 D-Cache
    Power reduction techniques for microprocessor systems
    • 376
    • PDF
    Drowsy cache partitioning for reduced static and dynamic energy in the cache hierarchy
    • 21


    Dynamic IPC/clock rate optimization
    • D.H. Albonesi
    • Proceedings. 25th Annual International Symposium on Computer Architecture (Cat. No.98CB36235)
    • 1998
    • 55
    • Highly Influential
    Transmeta breaks x86 low-power barrier
    • 64
    • Highly Influential
    Xscale (strongarm-2) muscles in
    • 18
    • Highly Influential