Dynamic configuration steering for a reconfigurable superscalar processor

  title={Dynamic configuration steering for a reconfigurable superscalar processor},
  author={Jorge Carrillo and Paul Chow},
  journal={Proceedings 20th IEEE International Parallel & Distributed Processing Symposium},
  pages={8 pp.-}
This paper describes OneChip, a third generation reconfigurable processor architecture that integrates a Reconfigurable Functional Unit (RFU) into a superscalar Reduced Instruction Set Computer (RISC) processor's pipeline. The architecture allows dynamic scheduling and dynamic reconfiguration. It also provides support for pre-loading configurations and for Least Recently Used (LRU) configuration management. To evaluate the performance of the OneChip architecture, several off-the-shelf software… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.


Publications citing this paper.
Showing 1-3 of 3 extracted citations


Publications referenced by this paper.

The Garp Architecture and C Compiler

View 4 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…