Dynamic Sleep-Mode ONU With Self-Sustained Fast-Lock CDR IC for Burst-Mode Power Saving in 10 G-EPON Systems

@article{Suzuki2011DynamicSO,
  title={Dynamic Sleep-Mode ONU With Self-Sustained Fast-Lock CDR IC for Burst-Mode Power Saving in 10 G-EPON Systems},
  author={Naoki Suzuki and Ken-ichi Kobiki and Eitetsu Igawa and Junichi Nakagawa},
  journal={IEEE Photonics Technology Letters},
  year={2011},
  volume={23},
  pages={1796-1798}
}
A novel power saving optical network unit (ONU) employing a self-sustained fast-lock clock and data recovery (CDR) circuit IC for 10 Gigabit Ethernet passive optical network (10 G-EPON) is presented. With its self-generated quasi-synchronized signal-based bursty CDR control, a fast wake-up time of the ONU within 497 ns supporting heavy-duty dynamic bandwidth allocation (DBA) cycles is fully achieved. A high power consumption reduction efficiency of 63.8%, compared to the typical Doze-mode power… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

References

Publications referenced by this paper.
Showing 1-6 of 6 references

Energy efficient optical access network technologies

2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference • 2011
View 14 Excerpts
Highly Influenced

Symmetric 10G-EPON ONU burst-mode transceiver employing dynamic power save control circuit

2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference • 2011
View 2 Excerpts

Demonstration of energy conserving TDM-PON with sleep mode ONU using fast clock recovery circuit

2010 Conference on Optical Fiber Communication (OFC/NFOEC), collocated National Fiber Optic Engineers Conference • 2010
View 2 Excerpts

Study and Demonstration of Sleep and Adaptive Link Rate Control Mechanisms for Energy Efficient 10G-EPON

IEEE/OSA Journal of Optical Communications and Networking • 2010
View 1 Excerpt

A 2.5-Gb/s clock and data recovery IC with tunable jitter characteristics for use in LAN’s and WAN’s

K. Kishine, N. Ishihara, K. Takiguchi, H. Ichino
IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 805–812, Jun. 1999. • 1999
View 1 Excerpt

Similar Papers

Loading similar papers…