Dual-mode double precision / two-parallel single precision floating point multiplier architecture

Sorry, there's nothing here.

Cite this paper

@inproceedings{Jaiswal2015DualmodeDP, title={Dual-mode double precision / two-parallel single precision floating point multiplier architecture}, author={Manish Kumar Jaiswal and Hayden Kwok-Hay So}, booktitle={VLSI-SoC}, year={2015} }