Driver pre-emphasis techniques for on-chip global buses

  title={Driver pre-emphasis techniques for on-chip global buses},
  author={Liang Zhang and John M. Wilson and Rizwan Bashirullah and Lei Luo and Jian Xu and Paul D. Franzon},
  journal={ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005.},
By using current-sensing differential buses with driver pre-emphasis techniques, power dissipation is reduced by 26.0% - 51.2% and peak current is reduced by 63.8%, compared to conventional repeater insertion techniques, for 10mm long buses in TSMC 0.25μm technology. This proposed architecture lowers the worst coupling capacitance to total capacitance ratio to 14.4%. It only requires 7.9% more bus routing area than single-ended designs for a 16-bit bus, and saves all of the repeater placement… CONTINUE READING
Highly Cited
This paper has 39 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 13 extracted citations

Low power, high performance current mode transceiver for Network-on-Chip communication

2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies • 2011

Prediction and Comparison of High-Performance On-Chip Global Interconnection

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2011
View 1 Excerpt

Low-Power, High-Speed Transceivers for Network-on-Chip Communication

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2009
View 1 Excerpt

A 0.6pJ/b 3Gb/s/ch transceiver in 0.18 μm CMOS for 10mm on-chip interconnects

2008 IEEE International Symposium on Circuits and Systems • 2008
View 1 Excerpt