• Corpus ID: 14921545

Domain-Specific Reconfigurable PAL / PLA Creation for SoC

@inproceedings{Holland2006DomainSpecificRP,
  title={Domain-Specific Reconfigurable PAL / PLA Creation for SoC},
  author={Mark Holland and Scott Hauck},
  year={2006}
}
As we move to System-on-a-Chip (SoC), where multiple types of resources are integrated on a single chip, it is important to consider how to best integrate reconfigurability into these systems. Reprogrammable logic can add general computing ability, provide run-time reconfigurability, or even be used for post-fabrication modifications. Also, by catering the logic to the SoC domain, additional area/delay/power gains can be achieved over current, more general reconfigurable fabrics. This paper… 

References

SHOWING 1-10 OF 25 REFERENCES
Automatic creation of domain-specific reconfigurable CPLDs for SOC
  • M. HollandS. Hauck
  • Computer Science
    International Conference on Field Programmable Logic and Applications, 2005.
  • 2005
TLDR
This paper presents tools that automate the creation of domain-specific CPLDs for SoC, including an architecture generator for finding appropriate architectures and a layout generator for creating efficient layouts.
Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip
TLDR
This work explores the standard cell method, as well as the creation of FPGA-specific standard cells, to automate the layout of reconfigurable subsystems for system-on -a-chip.
Architecture generation of customized reconfigurable hardware
TLDR
The Totem Project focuses on the automatic creation of customized reconfigurable architectures, including high-level design, VLSI layout, and associated custom place and route tools, including highly optimized near-ASIC designs with a very low degree of reconfigurability.
Automating the layout of reconfigurable subsystems using circuit generators
  • Shawn PhillipsS. Hauck
  • Computer Science
    13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05)
  • 2005
TLDR
The circuit generator method enables a designer to leverage the regularity that exists in FPGAs, creating structures that have only the needed resources to support the specified application domain.
Totem : Domain-Specific Reconfigurable Logic
TLDR
The lessons learned from the Totem Project are presented, including how best to create domain-specific architectures, how to instantiate that logic into silicon, and how to create CAD tools to support these architectures.
Design considerations for soft embedded programmable logic cores
TLDR
This paper presents two synthesized "soft" programmable logic core architectures and describes their associated place and route issues, and shows how these cores can be made more efficient by creating a nonrectangular architecture, an option not usually available to "hard" core vendors.
Development of a Place and Route Tool for the RaPiD Architecture
TLDR
In recent years, designers have begun to migrate to the System-on-a-Chip (SOC) paradigm from traditional board-level design methods, and current FPGA architectures fall considerably short of the levels of performance that can be expected from Application Specific Integrated Circuit (ASIC) implementations.
VPR: A new packing, placement and routing tool for FPGA research
TLDR
In terms of minimizing routing area, VPR outperforms all published FPGA place and route tools to which the authors can compare and presents placement and routing results on a new set of circuits more typical of today's industrial designs.
Place and route techniques for fpga architecture advancement
TLDR
This dissertation has successfully demonstrated Independence's adaptability to three different architectures and shows that Independence is able to adapt to a class of routing-poor FPGA architectures.
A Statistical Analysis of PLA Folding
TLDR
This paper presents a theoretical approach through an analytical and statistical analysis of the PLA folding problem and introduces a new folding heuristic which is shown to perform better than other heuristic algorithms in the literature, when applied to a set of randomly generated PLA's.
...
...