Distributed gate ESD network architecture for inter-power domain signals

  title={Distributed gate ESD network architecture for inter-power domain signals},
  author={E. Worley},
  journal={2004 Electrical Overstress/Electrostatic Discharge Symposium},
  • E. Worley
  • Published 2004 in
    2004 Electrical Overstress/Electrostatic…
This paper examines the issue of transmitting signals between circuits of different power domains within an IC and the ESD sensitivity of the receiving logic's oxide in advanced processes. It is also shown that the ESD stress voltage appearing across a receiving gate's oxide can be distributed among several inverters. Also, design of interface attenuation networks that allow large voltage drops between domains for both CDM and HBM tests will be examined. 
Highly Cited
This paper has 36 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 28 extracted citations


Publications referenced by this paper.
Showing 1-4 of 4 references

Electron and Hole Mobility in Silicon at large Operating Temperatures—Part I: Bulk Mobility

  • Reggiani et. al
  • IEEE Trans. Elec. Dev.,
  • 2002
1 Excerpt

Semiconductor Device Fundamentals, Addison-Westley

  • Robert Pierret
  • Publishing Co., pp
  • 1996
1 Excerpt

Unexpected effect in the conduction characteristic of P+SOI resistors when exposed to ESD

  • E. Worley
  • SOS/SOI Technology Conference,
  • 1989
1 Excerpt

Similar Papers

Loading similar papers…