Distributed Prefetch-buffer/Cache Design for High-Performance Memory Systems

  title={Distributed Prefetch-buffer/Cache Design for High-Performance Memory Systems},
  author={Thomas Alexander and Gershon Kedem},
Microprocessor execution speeds are improving at a rate of 50%-80% per year while DRAM access times are improving at a much lower rate of 5%-10% per year. Computer systems are rapidly approaching the point at which overall system performance is determined not by the speed of the CPU but by the memory system speed. We present a high performance memory system architecture that overcomes the growing speed disparity between high performance microprocessors and current generation DRAMs. A novel… CONTINUE READING
Highly Cited
This paper has 84 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 54 extracted citations

Correlation Prefetching with a User-Level Memory Thread

IEEE Trans. Parallel Distrib. Syst. • 2003
View 10 Excerpts
Highly Influenced

Predictor-directed stream buffers

View 3 Excerpts
Highly Influenced

Accelerating Dependent Cache Misses with an Enhanced Memory Controller

2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) • 2016
View 1 Excerpt

85 Citations

Citations per Year
Semantic Scholar estimates that this publication has 85 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 19 references

Cache memories

A. J. Smith
Computing Surveys, 9 • 1982
View 4 Excerpts
Highly Influenced

A Distributed Predictive Cache for High Preformance Computer Systems

Thomas Alexander
PhD thesis, Duke University, • 1995
View 2 Excerpts

Adaptive and Integrated Data Cache Prefetching for Shared-Memory Multiprocessors

E. H. Gornish
PhD thesis, University of Illinois at Urbana-Champaign, • 1995
View 1 Excerpt

Hitting the memory wall: implications of the obvious

SIGARCH Computer Architecture News • 1995
View 2 Excerpts

Similar Papers

Loading similar papers…