Distributed Loop Controller Architecture for Multi-threading in Uni-threaded VLIW Processors

  title={Distributed Loop Controller Architecture for Multi-threading in Uni-threaded VLIW Processors},
  author={Praveen Raghavan and Andy Lambrechts and Murali Jayapala and Francky Catthoor and Diederik Verkest},
  journal={Proceedings of the Design Automation & Test in Europe Conference},
Reduced energy consumption is one of the most important design goals for embedded application domains like wireless, multimedia and biomedical. Instruction memory hierarchy has been proven to be one of the most power hungry parts of the system. This paper introduces an architectural enhancement for the instruction memory to reduce energy and improve performance. The proposed distributed instruction memory organization requires minimal hardware overhead and allows execution of multiple loops in… CONTINUE READING
Highly Cited
This paper has 19 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.


Publications citing this paper.
Showing 1-10 of 12 extracted citations

Energy impact in the design space exploration of loop buffer schemes in embedded systems

2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC) • 2013
View 1 Excerpt

IMOSIM: Exploration tool for Instruction Memory Organisations based on accurate cycle-level energy modelling

2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012) • 2012
View 1 Excerpt

AIFSP: An Adaptive Instruction Flow Stream Processor

2011 IEEE Computer Society Annual Symposium on VLSI • 2011
View 1 Excerpt

[2010] Energy Efficiency Using Loop Buffer based Instruction Memory Organizations

2010 International Workshop on Innovative Architecture for Future Generation High Performance • 2010
View 14 Excerpts


Publications referenced by this paper.
Showing 1-10 of 19 references

Ambient intelligence: Giga-scale dreams and nano-scale realities

H. De Man
In Proc of ISSCC, Keynote Speech, • 2005
View 1 Excerpt

Low-Power Architectures for Spike Sorting

Conference Proceedings. 2nd International IEEE EMBS Conference on Neural Engineering, 2005. • 2005
View 1 Excerpt

Partitioning Multi-Threaded Processors with a Large Number of Threads

IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005. • 2005
View 1 Excerpt

Power breakdown analysis for a heterogeneous NoC platform running a video application

2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05) • 2005
View 2 Excerpts

Optimizing the memory bandwidth with loop morphing

Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004. • 2004
View 3 Excerpts

Scratchpad memory: A design alternative for cache on-chip memory in embedded systems

R. Banakar
In Proc of CODES, • 2002
View 1 Excerpt

Similar Papers

Loading similar papers…