Dissecting GPU Memory Hierarchy Through Microbenchmarking

Abstract

Memory access efficiency is a key factor in fully utilizing the computational power of graphics processing units (GPUs). However, many details of the GPU memory hierarchy are not released by GPU vendors. In this paper, we propose a novel fine-grained microbenchmarking approach and apply it to three generations of NVIDIA GPUs, namely Fermi, Kepler, and Maxwell, to expose the previously unknown characteristics of their memory hierarchies. Specifically, we investigate the structures of different GPU cache systems, such as the data cache, the texture cache and the translation look-aside buffer (TLB). We also investigate the throughput and access latency of GPU global memory and shared memory. Our microbenchmark results offer a better understanding of the mysterious GPU memory hierarchy, which will facilitate the software optimization and modelling of GPU architectures. To the best of our knowledge, this is the first study to reveal the cache properties of Kepler and Maxwell GPUs, and the superiority of Maxwell in shared memory performance under bank conflict.

DOI: 10.1109/TPDS.2016.2549523

Extracted Key Phrases

24 Figures and Tables

0102020162017
Citations per Year

Citation Velocity: 13

Averaging 13 citations per year over the last 2 years.

Learn more about how we calculate this metric in our FAQ.

Cite this paper

@article{Mei2017DissectingGM, title={Dissecting GPU Memory Hierarchy Through Microbenchmarking}, author={Xinxin Mei and Xiaowen Chu}, journal={IEEE Transactions on Parallel and Distributed Systems}, year={2017}, volume={28}, pages={72-86} }