Direct connection and testing of TSV and microbump devices using NanoPierce™ contactor for 3D-IC integration

@article{Yaglioglu2012DirectCA,
  title={Direct connection and testing of TSV and microbump devices using NanoPierce™ contactor for 3D-IC integration},
  author={Onnik Yaglioglu and Ben Eldridge},
  journal={2012 IEEE 30th VLSI Test Symposium (VTS)},
  year={2012},
  pages={96-101}
}
Testing of Through Silicon Via (TSV) and Micro-Bump (MB) devices by physical connection through the TSVs presents unique challenges due to the very high density of the connections, and the potential impact of contact testing on subsequent assembly steps. In addition, the very high signal counts that are the main benefit of TSV connection schemes make conventional wafer probing, particularly for memory devices which demand very high parallelism at production wafer sort, largely impractical. We… CONTINUE READING
Highly Cited
This paper has 59 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 22 citations

59 Citations

051015'13'15'17'19
Citations per Year
Semantic Scholar estimates that this publication has 59 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 17 references

A Low-Force MEMS Probe Solution For Fine-Pitch 3D- SIC Wafer Test, ITC 3D-Test

  • M. W. Losey, T. Hu, +5 authors L. Namburi
  • 2011

Architectures for Testing 3D Chips Using Time-Division Demultiplexing/Multiplexing

  • L. Wang, N. A. Touba, +7 authors Z. Jiang
  • ITC 3D-Test Workshop,
  • 2011
1 Excerpt

Tharigen, Wafer Probing on Fine- Pitch Micro-Bumps for 2.5D- and 3D-SICs

  • T E.J. Marinissen, Daenen, +5 authors T. E. Strid
  • IEEE South-West Test Workshop,
  • 2011

A Standardizable 3D DFT Architecture, ITC 3D-Test

  • E. J. Marinissen, C. C. Chi, J. Verbree, M. Konijnenburg
  • 2010
1 Excerpt

KGD Probing of TSV’s at 40um Array Pitch

  • K. Smith, P. Hanaway, M. Jolley, R. Gleason, C. Fournier, E. Strid
  • ITC 3D-Test Workshop,
  • 2010

Sethuram, 3D-TSV Technology: A DFT and Test Perspective

  • R. M. Laisne
  • ITC 3D-Test Workshop,
  • 2010
1 Excerpt

Testing 3D Through Silicon Stacking: Truth and Fiction

  • M. Laisne
  • IEEE VLSI Test Symposium,
  • 2010
1 Excerpt

Tutorial on Testing TSV-Based Three- Dimensional Stacked ICs

  • E. J. Marinissen, Y. Zorian
  • ITC, Austin,
  • 2010
1 Excerpt