Digital filter and square timing recovery

  title={Digital filter and square timing recovery},
  author={Martin Oerder and Heinrich Meyr},
  journal={IEEE Trans. Commun.},
The digital realization of timing recovery circuits for digital data transmission is considered. A digital algorithm is proposed that can be implemented very efficiently even at high data rates. The resulting timing jitter has been computed and verified by simulations. In contrast to other known algorithms, the one presented here allows free-running sampling oscillators and a novel planar filtering method that prevents synchronization hangups. > 

Figures from this paper

Real-time implementation of parallel digital timing recovery algorithm with reduced complexity
A real-time parallel all digital timing-recovery algorithm is implemented and investigated in a FPGA based 2.5Gbaud/s QPSK/16QAM system and the complexity is reduced by at least 16% without performance degradation.
VLSI implementation of synchronization algorithms in a 100 Mbit/s digital receiver
  • M. Oerder, H. Meyr
  • Computer Science
    [Proceedings] GLOBECOM '90: IEEE Global Telecommunications Conference and Exhibition
  • 1990
The implementation of the synchronization algorithms for 100 Mb/s digital receiver for coded 8-PSK modulation and timing and carrier synchronization of digital receivers at very high data rates is addressed.
Flag Based All Digital Timing Recovery
  • Daniel Cárdenas, Germán Arévalo
  • Computer Science
    2019 IEEE CHILEAN Conference on Electrical, Electronics Engineering, Information and Communication Technologies (CHILECON)
  • 2019
We implemented an all-digital timing recovery i.e. without a VCO, that works in case the receiver is faster or slower than the transmitter and with no need of decimation, unlike other
Impact of Loop Delay on the Performance of Gardner Timing Recovery
The performance of the digital feedback timing recovery scheme based on Gardner's detector is analyzed considering the delay in the loop and the phase noise that affects the local oscillators used for clocking data converters.
Parallel architecture of an all digital timing recovery scheme for high speed receivers
  • Daniel Schmidt, B. Lankl
  • Computer Science
    2010 7th International Symposium on Communication Systems, Networks & Digital Signal Processing (CSNDSP 2010)
  • 2010
In a communication system the receiver has to be synchronized to the incoming data signal in order to rebuild the transmitted data, therefore a timing recovery circuit is necessary, and a completely digital timing recovery scheme is proposed.
Digital timing recovery combined with adaptive equalization for optical coherent receivers
We propose a new scheme that adds a butterfly-structured adaptive equalizer in all-digital timing recovery loop to complete synchronization, equalization and polarization de-multiplexing
A feedforward symbol synchronization scheme for digital receiver
A timing estimation method that uses two samples/symbol sampling rate is investigated and the variance of the timing estimate for different parameters including roll-off factor and estimation interval length is presented.
Design and analysis of a jitter-free clock recovery scheme for QAM systems
Performance of the digital clock recovery scheme proposed by F.M. Gardner (1986), when applied to quadrature-amplitude-modulation (QAM) microwave radio communication systems is investigated. In
Discrete-Time Analysis of an All-Digital and Multirate Symbol Timing Recovery Scheme for Sampling Receivers
An all-digital symbol timing recovery technique that uses a 1-bit ADC, delay-XOR unit and a digital prefilter before the all-digital loop is analyzed. This approach provides a low-power, all-digital
Design of digital blind feedforward nearly-jitter-free timing recovery schemes
This paper deals with the compensation of the self-noise (jitter) in a nondata aided (blind) feedforward symbol timing estimator using two samples per symbol for linearly-modulated waveforms


Nearly Optimum Prefiltering in Clock Recovery
This paper considers the general case of an arbitrary nonlinearity and shows that a class of pulses can still be found which provide very good jitter performance.
Timing Recovery in Digital Synchronous Data Receivers
A new class of fast-converging timing recovery methods for synchronous digital data receivers is investigated, and a general method is outlined to obtain near-minimum-variance estimates of the timing offset with respect to a given steady-state sampling criterion.
Timing Recovery in Digital Subscriber Loops
Emphasis is on those techniques that lend themselves to implementation in MOSLSI technology, where the objective requirement is that timing recovery be implemented on a sampled-data signal (with the minimum possible sampling rate where EC is used).
A BPSK/QPSK Timing-Error Detector for Sampled Receivers
  • F. Gardner
  • Computer Science, Business
    IEEE Trans. Commun.
  • 1986
A simple algorithm for detection of timing error of a synchronous, band-limited, BPSK or QPSK data stream is proposed and derivation of the s curve reveals a sinusoidal shape.
Statistical Properties of Timing Jitter in a PAM Timing Recovery Scheme
A new technique is presented for evaluating the performance of a popular type of timing recovery circuit for baseband synchronous pulse amplitude modulation (PAM) data signals and expressions for rms phase fluctuation in the timing wave are presented.
Prefilter optimization for the filter and square synchronizer
On deduit le prefiltre optimum qui minimise l'erreur quadratique moyenne resultant du filtre et le synchronisateur quadratique fonctionnant sur une onde a modulation d'impulsion d'amplitude (a une
Optimal Filtering
This book helps to fill the void in the market and does that in a superb manner by covering the standard topics such as Kalman filtering, innovations processes, smoothing, and adaptive and nonlinear estimation.
A BPSKiQPSK t~mrng-error detector for sampled May 1986
  • 1986
Since the summer
  • 1977
Tirntng recovery in digltal synchro516-530
  • Mav
  • 1976