• Corpus ID: 2608275

Digital Filter for Cochlear Implant Implemented on a Field- Programmable Gate Array

  title={Digital Filter for Cochlear Implant Implemented on a Field- Programmable Gate Array},
  author={Rekha V. Dundur and Mrityunjaya V. Latte and Suchitra Kulkarni and M.K.Venkatesha},
  journal={World Academy of Science, Engineering and Technology, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering},
  • Rekha V. Dundur, M. V. Latte, M.K.Venkatesha
  • Published 28 July 2008
  • Computer Science
  • World Academy of Science, Engineering and Technology, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering
The advent of multi-million gate Field Programmable Gate Arrays (FPGAs) with hardware support for multiplication opens an opportunity to recreate a significant portion of the front end of a human cochlea using this technology. In this paper we describe the implementation of the cochlear filter and show that it is entirely suited to a single device XC3S500 FPGA implementation .The filter gave a good fit to real time data with efficiency of hardware usage. Keywords—Cochlea, FPGA, IIR (Infinite… 

Figures and Tables from this paper

Field programmable gate array implementation of digital filter for cochlear implant

IR filter bank is designed which split human speech of frequency ranging 100 to 3500 Hertz into separate channels and decomposes the input audio signal and deliver to the auditory nerve via transmission link and electrodes.

An Efficient Digital Gammatone Filter Architecture for Cochlear Implant

The implementation of very-large-scale integration (VLSI) architecture for the digital filter of Cochlear implant to achieve low power, high performance and minimum area and ripple carry adder is used here to provide less power consumption.

VLSI Architecture of Digital Auditory Filter for Speech Processor of Cochlear Implant

Digital VLSI implementation of an auditory filter for speech processor of cochlear implant (CI) is proposed. Optimized design for hardware implementation of the filter with respect to area, power and

Folded Architecture for Digital Gammatone Filter Used in Speech Processor of Cochlear Implant

Folded second‐order filter sections are cascaded with three similar structures to realize the eighth‐order digital GTF whose response is a close match to the human cochlea response.

A Binaural Neuromorphic Auditory Sensor for FPGA: A Spike Signal Processing Approach

A new architecture, design flow, and field-programmable gate array (FPGA) implementation analysis of a neuromorphic binaural auditory sensor, designed completely in the spike domain, is presented, allowing researchers to implement their own parameterized neuromorphic auditory systems in a low-cost FPGA in order to study the audio processing and learning activity that takes place in the brain.

Wireless Transmission of Sound between Speech Processor and Transmitter for Cochlear Implant

This work proposes a wireless architecture for speech processor to communicate with transmitter which separates the frequency from overlapping and reduces unwanted noise in transmitter circuit.

Signal analysis by using FIR filter banks in cochlear implant prostheses

The use of auditory models in cochlear implant speech processing strategies aims to improve cochlear implantee's perception of speech. Current speech processing strategies for cochlear implants use

Low Power Adder Based Auditory Filter Architecture

In this paper, multiplierless lookup table (LUT) based auditory filter is implemented, which has reduced the leakage power by 15% and increased its performance by 2.76%.

Analysis and Implementation of Hybrid FIR Architecture in Speech Processor

  • Mr. Shruti Timande
  • Computer Science
    International Journal of New Practices in Management and Engineering
  • 2018
The primary objective of this paper is to develop reconfigurable DSP architectures for the filter banks in speech processor of CI with the following features like minimized area of the filter, reduced power consumption of the speech processor and enhanced presentation of the Filter Generator tool on Virtex 7 FPGA.


Cochlear Implants (CI) are surgically implanted biomedical devices that can provide hearing to profoundly deaf people by direct electrical stimulation of the auditory nerve. Choosing the optimal



A cochlear filter implemented with a field-programmable gate array

A systematic approach to the design problem enabled the filter to achieve a good fit to cochlear data with efficiency of hardware usage and can be easily extended to other similar applications.

A time-domain digital cochlear model

  • J. Kates
  • Physics
    IEEE Trans. Signal Process.
  • 1991
A digital time-domain model of the human cochlea designed to represent normal auditory functioning and to allow for degradation related to auditory impairment is presented.

Introduction to cochlear implants.

  • P. Loizou
  • Medicine
    IEEE engineering in medicine and biology magazine : the quarterly magazine of the Engineering in Medicine & Biology Society
  • 1999
The greatest benefits with cochlear implantation have occurred in patients who (1) acquired speech and language before their hearing loss, and (2) have shorter duration of deafness.

A traveling-wave amplifier model of the cochlea.

A two-mode model of the cochlea that uses active intermode feedback has been developed that quantitatively accounts for the motion of the basilar membrane in response to single tones and

Cochlear modeling using a general purpose digital signal processor

An effort to design a computationally modified cochlear model and implement such a model in a digital signal processor system is described. The model is based on the analog cochlear filter and on

World Academy of Science, Engineering and Technology 38 2010 A Numerical Study on Thermal Dissociation of

    Aerospace and Electronics Conference , 1990 . NAECON 1990

      ISSE 06. 29th International Spring Seminar , Issue I

      • ISSE 06. 29th International Spring Seminar , Issue I
      • 2006

      Aerospace and Electronics Conference, 1990. NAECON 1990. Proceedings of the IEEE

        Electronics Technology, 2006. ISSE 06. 29th International Spring Seminar , Issue I

        • Digital Signal Processing using FPGA