Corpus ID: 18331207

Differential static ultra low-voltage CMOS flip-flop for high speed applications

  title={Differential static ultra low-voltage CMOS flip-flop for high speed applications},
  author={Y. Berg},
  • Y. Berg
  • Published 2011
  • Materials Science
  • In this paper we present a simple ultra low-voltage and high speed D flip-flop. The delay of the static differential flip-flop presented is less than 12% compared to conventional differential CMOS flip-flops. The presented circuits have been simulated using Hspice and are valid for 90nm TSMC CMOS process. The proposed high-speed and ultra low-voltage flip-flop can be used for any digital low-voltage CMOS application. 

    Figures and Tables from this paper.


    Publications referenced by this paper.
    1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS
    • 1,193
    • Open Access
    Ultra low-voltage/low-power digital floating-gate circuits
    • 127
    • Open Access
    Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits
    • 189
    • Open Access
    Low power CMOS digital design for multimedia processors
    • 89
    High Speed Ultra Low Voltage CMOS inverter
    • 34
    Clustered voltage scaling technique for low-power design
    • 466
    • Open Access
    Static ultra low voltage CMOS logic
    • 12
    Novel high speed and ultra low voltage CMOS flip-flops
    • 5
    Recent Researches in Circuits, Systems, Mechanics and Transportation Systems ISBN