Differential Time Signaling Data-Link Architecture

@article{Rashdan2013DifferentialTS,
  title={Differential Time Signaling Data-Link Architecture},
  author={Mostafa Rashdan and Abdel Yousif and J. Haslett and B. Maundy},
  journal={Journal of Signal Processing Systems},
  year={2013},
  volume={70},
  pages={21-37}
}
  • Mostafa Rashdan, Abdel Yousif, +1 author B. Maundy
  • Published 2013
  • Computer Science
  • Journal of Signal Processing Systems
  • A new time-based high-speed data-link architecture, which we call Differential time Signaling (DTS) is presented. A clock pulse is embedded in the transmitted signal and is used as a time reference against which the rising and falling data pulse edge timings are compared. Using the DTS approach, data encoding is achieved by spacing the time between the embedded clock edges and the data pulse edges using a hierarchical time-delay resolution assignment to each bit in the data sequence. The… CONTINUE READING
    13 Citations
    Serial data link interface for memory applications
    • 1
    Multiple-Valued Time-Based Architecture for Serial Communication Links
    • 6
    Pulse amplitude-modulated time-based interface for off-chip interconnect
    • 2
    • Highly Influenced
    Differential-Time and Pulse-Amplitude Modulation Signaling for Serial Link Transceivers
    • 6
    Comparing Performance of a Multiple-Valued Time-Based Serial Data Link with Other Serial Links
    • 2
    High-Resolution PPM for Time-Based Architectures
    • Mostafa Rashdan
    • Computer Science
    • 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)
    • 2018
    Performance Comparison between SerDes and Time-Based Serial Links

    References

    SHOWING 1-10 OF 33 REFERENCES
    A new time-based architecture for serial communication links
    • 17
    A PWM and PAM Signaling Hybrid Technology for Serial-Link Transceivers
    • 44
    • PDF
    Data link design using a time-based approach
    • 14
    A 5Gb/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65nm CMOS
    • 32
    • PDF
    A high-resolution flash time-to-digital converter and calibration scheme
    • 21
    • PDF
    A 20-Gb/s Transmitter With Adaptive Preemphasis in 65-nm CMOS Technology
    • Shih-Yuan Kao, S. Liu
    • Physics, Computer Science
    • IEEE Transactions on Circuits and Systems II: Express Briefs
    • 2010
    • 18
    A 16Gb/s 1st-Tap FFE and 3-Tap DFE in 90nm CMOS
    • 15
    A CMOS 3.2 Gb/s 4-PAM serial link transceiver
    • 9
    A 1.62/2.7-Gb/s Adaptive Transmitter With Two-Tap Preemphasis Using a Propagation-Time Detector
    • Shih-Yuan Kao, S. Liu
    • Computer Science, Mathematics
    • IEEE Transactions on Circuits and Systems II: Express Briefs
    • 2010
    • 9