Diagnostic Fault Equivalence Identification Using Redundancy Information and Structural Analysis

@inproceedings{Hartanto1996DiagnosticFE,
  title={Diagnostic Fault Equivalence Identification Using Redundancy Information and Structural Analysis},
  author={Ismed Hartanto and Vamsi Boppana and W. Kent Fuchs},
  booktitle={ITC},
  year={1996}
}
A significant problem with current diagnostic test generation techniques is the time spent in identifying diagnostic equivalences amongst fault pairs. Fault pair distance analysis is introduced in this paper to characterize diagnostically equivalent fault pairs and motivate local circuit transformations and structural analysis to identify equivalences in combinational circuits rapidly. Our results establish a connection between redundant faults and a specific class of diagnostically equivalent… CONTINUE READING
Highly Cited
This paper has 33 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 16 extracted citations

A Repair-for-Diagnosis Methodology for Logic Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2018
View 1 Excerpt

Fault collapsing of multi-conditional faults

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) • 2013
View 1 Excerpt

Fault Collapsing Using a Novel Extensibility Relation

2011 24th Internatioal Conference on VLSI Design • 2011
View 1 Excerpt

An algorithm for diagnostic fault simulation

2010 11th Latin American Test Workshop • 2010
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 17 references

DI- ATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits

T. Grüning, U. Mahlstedt, H. Koopmeiners
Proc. of the IEEE/ACM Intl. Conf. on Computer-Aided Design, pp. 194–197, Nov. 1991. • 1991
View 10 Excerpts
Highly Influenced

Advanced fault collapsing (logic circuits testing)

IEEE Design & Test of Computers • 1992
View 3 Excerpts

A method of fault analysis for test generation and fault diagnosis

IEEE Trans. on CAD of Integrated Circuits and Systems • 1988
View 1 Excerpt

A Topological Search Algorithm for ATPG

24th ACM/IEEE Design Automation Conference • 1987
View 1 Excerpt

Testing for, and Distinguishing Between Failures

J. Savir, J. P. Roth
Proc. of the 12th Fault Tolerant Computing Symp., pp. 165–172, June 1982. • 1982
View 1 Excerpt

Identification of Equivalent Faults in Logic Networks

IEEE Transactions on Computers • 1980
View 1 Excerpt

Similar Papers

Loading similar papers…