Device and circuit-level analog performance trade-offs: a comparative study of planar bulk FETs versus FinFETs
@article{Subramanian2005DeviceAC,
title={Device and circuit-level analog performance trade-offs: a comparative study of planar bulk FETs versus FinFETs},
author={V. Subramanian and B. Parvais and J. Borremans and A. Mercha and D. Linten and P. Wambacq and J. Loo and M. Dehan and N. Collaert and S. Kubicek and R. Lander and J. Hooker and F. Cubaynes and S. Donnay and M. Jurczak and G. Groeseneken and W. Sansen and S. Decoutere},
journal={IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.},
year={2005},
pages={898-901}
}Comparison of digital and analog figures-of-merit of FinFETs and planar bulk MOSFETs reveals an interesting trade-off in analog/RF design space. It is seen that FinFETs possess key advantages over bulk FETs for applications around 5 GHz where the performance-power trade-off is important. In case of higher frequency applications bulk MOSFETs are shown to hold the advantage on account of their higher transconductance (Gm), provided a degraded voltage gain and a higher leakage current can be… CONTINUE READING
Figures from this paper
53 Citations
Planar Bulk MOSFETs Versus FinFETs: An Analog/RF Perspective
- Engineering
- IEEE Transactions on Electron Devices
- 2006
- 114
- PDF
Analog and RF circuits in 45 nm CMOS and below: planar bulk versus FinFET
- Materials Science
- 2006 Proceedings of the 32nd European Solid-State Circuits Conference
- 2006
- 4
Analog design challenges and trade-offs using emerging materials and devices
- Engineering
- ESSDERC 2007 - 37th European Solid State Device Research Conference
- 2007
- 7
FinFET technology for analog and RF circuits
- Engineering, Computer Science
- 2007 14th IEEE International Conference on Electronics, Circuits and Systems
- 2007
- 14
Technologies for (sub-) 45nm Analog/RF CMOS - Circuit Design Opportunities and Challenges
- Engineering, Computer Science
- IEEE Custom Integrated Circuits Conference 2006
- 2006
- 8
Advanced Planar Bulk and Multigate CMOS Technology: Analog-Circuit Benchmarking up to mm-Wave Frequencies
- Materials Science, Computer Science
- 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
- 2008
- 3
Advances in Multi-Gate MOSFET Circuit Design
- Engineering, Computer Science
- 2007 14th IEEE International Conference on Electronics, Circuits and Systems
- 2007
- 8
Comparative analysis of the intrinsic voltage gain and unit gain frequency between SOI and bulk FinFETs up to high temperatures
- Materials Science
- 2016
- 4
- PDF
Analog performance of standard and strained triple-gate silicon-on-insulator nFinFETs
- Materials Science
- 2008
- 14
References
SHOWING 1-4 OF 4 REFERENCES
Perspective of FinFETs for analog applications
- Engineering
- Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)
- 2004
- 48
Towards optimally shaped fins in p-channel tri-gate FETs: can fin height be reduced further?
- Engineering
- IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech).
- 2005
- 5
45 nm nMOSFET with metal gate on thin SiON driving 1150 /spl mu/A//spl mu/m and off-state of 10nA//spl mu/m
- Materials Science
- IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004.
- 2004
- 12
Analysis of the parasitic S / D resistance in MuGFETs ”
- Trans . Electr . Dev .