Detection of Faults in Programmable Logic Arrays

@article{Smith1979DetectionOF,
  title={Detection of Faults in Programmable Logic Arrays},
  author={James E. Smith},
  journal={IEEE Transactions on Computers},
  year={1979},
  volume={C-28},
  pages={845-853}
}
A new fault model is proposed for the purpose of testing programmable logic arrays. It is shown that a test set for all detectable modeled faults detects a wide variety of other faults. A test generation method for single faults is then outlined. Included is a bound on the size of test sets which indicates that test sets are much smaller than would be required by exhaustive testing. Finally, it is shown that many interesting classes of multiple faults are also detected by the test sets. 

From This Paper

Figures, tables, and topics from this paper.

Explore Further: Topics Discussed in This Paper

Citations

Publications citing this paper.
SHOWING 1-10 OF 38 CITATIONS, ESTIMATED 51% COVERAGE

74 Citations

0510'80'90'01'12
Citations per Year
Semantic Scholar estimates that this publication has 74 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
SHOWING 1-10 OF 15 REFERENCES

A Testing Strategy for PLA ' s , " in 15 th Design Auto

  • Z.
  • Conf Proc .
  • 1978

Fault analysis and test generation for programmable logic arrays , " in 8 th Fault Tolerant Comput

  • D. L. Ostapko, S. J. Hong
  • Symp . Proc .
  • 1978

Fault model for TTL circuits

  • J. Hlavicka, E. Kottels
  • Digital Processes, vol. 2, pp. 169 180, Autumn .
  • 1976
1 Excerpt

Logic synthesis

  • M. A. Breuer
  • Design Automation of Digital Systems, vol. 1, M…
  • 1972
2 Excerpts

Similar Papers

Loading similar papers…