Detailed routing architectures for embedded programmable logic IP cores

  title={Detailed routing architectures for embedded programmable logic IP cores},
  author={Peter Hallschmid and Steven J. E. Wilton},
As the complexity of integrated circuits increases, the ability to make post-fabrication changes to fixed ASIC chips will become more and more attractive. This ability can be realized using programmable logic cores. These cores are blocks of programmable logic that can be embedded into a fixed-function ASIC or a custom chip. Such cores differ from stand-alone FPGAs in that they can take on a variety of shapes and sizes. With this in mind, we investigate the detailed routing characteristics of… CONTINUE READING
Highly Cited
This paper has 29 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 17 extracted citations

The SFRA : A Fixed Frequency FPGA Architecture

A. NicholasCroyleWeaverB.
View 3 Excerpts
Highly Influenced

System-on-Chip: Reuse and Integration

Proceedings of the IEEE • 2006
View 2 Excerpts


Publications referenced by this paper.
Showing 1-3 of 3 references

Architectures and Algorithms for Field- Programmable Gate Arrays with Embedded Memory

S.J.E. Wilton
Ph.D. thesis, University of Toronto, 1997. • 1997
View 9 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…