Designing on FPGA for Improved Performance

@article{Baig2005DesigningOF,
  title={Designing on FPGA for Improved Performance},
  author={M. I. Baig and Abida Sharif and I. H. Sheikh},
  journal={2005 Pakistan Section Multitopic Conference},
  year={2005},
  pages={1-5}
}
The area of field programmable gate array (FPGA) design is evolving at a rapid pace. Advancements in the complexity of the FPGA's architecture mean that now it can be used in far more applications than before. This paper presents synthesis process, synthesis algorithm requirements and various other design improvements which in a true sense enhance the digital system performance with respect to area and delay trade offs. It also covers a number of timing issues that are important in basic… CONTINUE READING

From This Paper

Figures, tables, results, connections, and topics extracted from this paper.
0 Extracted Citations
7 Extracted References
Similar Papers

Referenced Papers

Publications referenced by this paper.
Showing 1-7 of 7 references

Physical Synthesis to Improve FPGA Performance

  • Rich Faris, Anil Khanna, Using
  • Mentor Graphics Corporation,
  • 2004

Embedded Systems Programming FPGA Clock Schemes

  • Tim Behne
  • Electronic Engineering Times, March
  • 2003

Hoggar, "Leveraging RTL and Physical Synthesis Integration to Achieve Timing Closure in FPGAs

  • C Daniel
  • Mentor Graphics Corporation,
  • 2003

HDL Chip Design

  • Smith, J Douglas
  • Doone Publications, Madison AL,
  • 1997

The fan out problem: From theory to practice, An Advanced Research in VLSI

  • C. L. Berman, J. L. Carter, K. F. Day
  • Proceedings of the Decennial Caltech Conference…
  • 1989

" FPGA synthesis aims for fast run time "

  • Ken Nathamuni McElvain, Venkatesh
  • Electronic Engineering Times : Issue

Similar Papers

Loading similar papers…