Designing a Pseudo-Random Bit Generator with a Novel 5D-Hyperchaotic System

  title={Designing a Pseudo-Random Bit Generator with a Novel 5D-Hyperchaotic System},
  author={Ngoc-Tu Nguyen and Toan Q. Bui and Ghyslain Gagnon and Pascal Giard and Georges Kaddoum},
Dynamic and non-linear systems are emerging as potential candidates for random bit generation. In this context, chaotic systems, which are both dynamic and stochastic, are particularly suitable. This paper introduces a new continuous chaotic system along with its corresponding implementation, which targets field-programmable gate array (FPGA). This chaotic system has five dimensions, which exhibit complex chaotic dynamics, thus enabling the utilization of chaotic signals in cryptography. A… Expand


A Low Power Circuit Design for Chaos-Key Based Data Encryption
The design and implementation of a chaotic-based true random number generator and a chaos-key based data encryption scheme for secure communications are presented and it is shown that the random bit output benefits from a high entropy per bit and passes the standard statistical test suite (NIST) for cryptographic applications. Expand
Hyperchaotic system-based pseudorandom number generator
A new hyperchaotic system with bigger Lyapunov exponent is constructed and the self-shrinking generator, which is superior to many other linear feedback shift register-based generators, is used to perturb the hyperchaotics to decrease the period degeneration and improve the performance of the sequences. Expand
Design and FPGA Implementation of a Pseudo-Random Bit Sequence Generator Using Spatiotemporal Chaos
According to the postulation of Shannon's theoretical unbreakable cryptography, in practice, a pseudo-random bit sequence (PRBS) often acts as a "one-time padding" key sequence, therefore should beExpand
A new chaotic system with hidden attractor and its engineering applications: analog circuit realization and image encryption
In this article a simple chaotic flow with hidden attractor is proposed, and chaotic behavior of this new system has been realised in physical existence by using the Orcard-PSpise software. Expand
Reconfigurable chaotic pseudo random number generator based on FPGA
In order to exploit the proposed reconfiguration feature, the proposed PRNG has been embedded in an FPGA cascaded encryption processor that ciphers the input data from one up to four times successively. Expand
Hybrid pseudo-random number generator for cryptographic systems
For a powerful cryptographic system, high-quality random number streams are essential. Those raw pseudo-random number generators (PRNG) that are used to generate high-quality random numbers have someExpand
The design and realization of a new high speed FPGA-based chaotic true random number generator
The chaotic oscillator designed has been tested for True Random Number Generators (TRNG) and it has been proved that the proposed design can be used in embedded cryptologic applications. Expand
Hardware Optimized FPGA Implementations of High-Speed True Random Bit Generators Based on Switching-Type Chaotic Oscillators
This work introduces high-speed TRBGs realized on a modular Field Programmable Gate Array (FPGA) hardware platform using two different switching-type chaotic oscillators, and finds the resource-optimized TRBG architecture, based on the 3-D system, is the best in terms of FPGA resources and overall Figure of Merit. Expand
Sine Chaotification Model for Enhancing Chaos and Its Hardware Implementation
A sine chaotification model (SCM) is introduced as a general framework to enhance the chaos complexity of existing one-dimensional chaotic maps and it is proved that the three enhanced chaotic maps have more complicated dynamics behaviors than their seed chaotic maps. Expand
A Chaos Based Pseudo-Random Bit Generator Using Multiple Digits Comparison
This work presents a simple method of designing pseudo-random bit generator by generating multiple bits per iteration from the decimal part of a chaotic map. This is done by extracting the decimalExpand