Designing Low Power Circuits : A Review

@inproceedings{Joshi2012DesigningLP,
  title={Designing Low Power Circuits : A Review},
  author={Rohan M Joshi and Sagar P Bhavsar},
  year={2012}
}
The growing market of battery-operated portable applications like laptop, mobile etc requires microelectronic devices with low power consumption. As transistor size continues to shrink and as need for more complex chips increases, power management of the chip is one of the key challenges in VLSI industry. The manufacturers are looking for low power designs because providing adequate cooling and packaging increases the cost and limits the functionality of the device. This paper surveys the… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 16 REFERENCES

Reducing address bus transition for low power memory mapping

  • Proceedings ED&TC European Design and Test Conference
  • 1996
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

Le akage Power Reduction in CMOS Circuits using Leaka ge Control Transistor Technique in Nanoscale Technology

B. Dilip, P. Surya Prasad, R.S.G. Bhavani
  • in International Conferenc e on Advances in Electrical and Electronics Enginee ri g (AEEE),
  • 2012
VIEW 1 EXCERPT

Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies

  • ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)
  • 2003

Similar Papers

Loading similar papers…