Design of high speed MOS multiplier and divider using redundant binary representation

@article{Kuninobu1987DesignOH,
  title={Design of high speed MOS multiplier and divider using redundant binary representation},
  author={Shigeo Kuninobu and Tamotsu Nishiyama and Hisakazu Edamatsu and Takashi Taniguchi and Naofumi Takagi},
  journal={1987 IEEE 8th Symposium on Computer Arithmetic (ARITH)},
  year={1987},
  pages={80-86}
}
A high speed multiplier and divider for MOS LSI based on a new algorithm is presented. When we implement the multiplier and the divider in LSI, the features such as high speed operation, small number of transistors and easy layout are the most important factors. A computational algorithm using a redundant binary representation has several excellent features such as high speed addition operations. We improved the algorithm and the method of implementation, and designed an advanced multiplier and… CONTINUE READING
Highly Cited
This paper has 85 citations. REVIEW CITATIONS
48 Citations
4 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 48 extracted citations

86 Citations

01020'93'98'04'10'16
Citations per Year
Semantic Scholar estimates that this publication has 86 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-4 of 4 references

A 45ns 16x16 CMOS Multiplier,

  • Y. Kaji
  • IEEE International Solid-State Circuits…
  • 1984

A VLSI-Oriented High-Speed Multiplier U ng A Redundant Binary Addition Tree,

  • N. Takagi
  • Trans. of IECE Japan, vol. J66-D,
  • 1982

Similar Papers

Loading similar papers…