# Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic

@article{Kwan2005DesignOH, title={Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic}, author={Tin Wai Kwan and Maitham Shams}, journal={11th IEEE International Symposium on Asynchronous Circuits and Systems}, year={2005}, pages={23-32} }

- Published in 11th IEEE International Symposium on Asynchronous…2005
DOI:10.1109/ASYNC.2005.19

This paper introduces the implementation of multi-GHz power-aware asynchronous pipelined circuits in MOS current-mode logic (MCML). The C-element and double-edge-triggered flip-flop are implemented in MCML and used in the so-called micropipeline circuits. An input data detector is proposed to put the inactive combinational logic into sleep mode. The effects of different layout techniques on the performance and power dissipation of an MCML FIFO are also investigated. Based on post-layout… CONTINUE READING

#### Figures, Tables, Results, and Topics from this paper.

#### Citations

##### Publications citing this paper.

SHOWING 1-6 OF 6 CITATIONS

## ANALYSIS OF MOS CURRENT MODE LOGIC (MCML) AND IMPLEMENTATION OF MCML STANDARD CELL LIBRARY FOR LOW-NOISE DIGITAL CIRCUIT DESIGN

VIEW 3 EXCERPTS

CITES METHODS & BACKGROUND

HIGHLY INFLUENCED

## Winter 2-13-2013 Just-InTime Power Gating of GasP Circuits

VIEW 1 EXCERPT

CITES METHODS

## Power gating technique for reducing leakage power in digital asynchronous GasP circuits

VIEW 1 EXCERPT

CITES METHODS

## Evaluation of Dual-Rail CMOS Logic Styles for Self-Timed Circuits

VIEW 1 EXCERPT

CITES BACKGROUND

#### References

##### Publications referenced by this paper.

SHOWING 1-8 OF 8 REFERENCES

## Elmasry, "Asynchronous Circuits

VIEW 5 EXCERPTS

HIGHLY INFLUENTIAL

## Design and Implementation of Multi- GHz Energy-Efficient Asynchronous Pipelined Circuits in MOS Current-Mode Logic

VIEW 1 EXCERPT

## Design strategies for source coupled logic gates

VIEW 1 EXCERPT

## Power-delay trade-offs in SCL gates

VIEW 1 EXCERPT

## 0.18μm CMOS 10-Gb/s Multiplexer/Demultiplexer ICs Using Current Mode Logic with Tolerance to Threshold Voltage Fluctuation

VIEW 2 EXCERPTS

## Minimizing power consumption in digital CMOS circuits

VIEW 1 EXCERPT

## Bartky, "A theory of asynchronous circuits

VIEW 1 EXCERPT

#### Similar Papers

Loading similar papers…