Design of high energy efficiency 32bit processing unit using instruction-levels data gating and dynamic voltage scaling techniques

Abstract

This paper describes design and circuit simulation of the high energy efficiency 32bit processing unit (PU) using instruction-levels data gating and dynamic voltage scaling (DVS) techniques. We present instruction-levels data gating and DVS technique. We can control activation and switching activity of the function units using the proposed data gating… (More)

6 Figures and Tables

Topics

  • Presentations referencing similar topics