Corpus ID: 10846550

Design of a Novel Fault Tolerant Reversible Full Adder for Nanotechnology Based Systems

  title={Design of a Novel Fault Tolerant Reversible Full Adder for Nanotechnology Based Systems},
  author={M. Haghparast and K. Navi},
  • M. Haghparast, K. Navi
  • Published 2008
  • Mathematics
  • Reversible computation plays an important role in the synthesis of circuits having application in quantum computing, low power CMOS design, bioinformatics and nanotechnology-based systems. Conventional logic circuits are not reversible. A reversible circuit maps each input vector, into a unique output vector and vice versa. We demonstrate how the well-known and very useful, Toffoli gate can be synthesized from only two parity-preserving reversible gates. Parity preserving reversible gates… CONTINUE READING
    86 Citations

    Figures and Tables from this paper

    Synthesis of Fault Tolerant Reversible Logic Circuits
    • 72
    • PDF
    Realization of a Novel Fault Tolerant Reversible Full Adder Circuit in Nanotechnology
    • 26
    • Highly Influenced
    • PDF
    • 4
    • PDF
    Novel designs of nanometric parity preserving reversible compressor
    • 12
    Design and optimization of nanometric reversible 4 bit numerical comparator
    • 1
    Designing a Novel Nanometric Parity Preserving Reversible ALU
    • 1
    Design of fast fault tolerant reversible signed multiplier
    • 26
    • PDF
    Novel Synthesis Methodology for Fault Tolerant Reversible Circuits by Bounded Model Checking for Linear Temporal Logic
    • 2


    Fault-Tolerant Reversible Circuits
    • B. Parhami
    • Computer Science
    • 2006 Fortieth Asilomar Conference on Signals, Systems and Computers
    • 2006
    • 249
    • Highly Influential
    • PDF
    A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures
    • 126
    Reversible logic
    • 124
    Synthesis of full-adder circuit using reversible logic
    • 95
    Reversible Logic Synthesis by Iterative Compositions
    • 64
    • PDF
    A General Decomposition for Reversible Logic
    • 206
    • PDF
    Efficient adder circuits based on a conservative reversible logic gate
    • 174
    • PDF
    Approach to the design of parity-checked arithmetic circuits
    • B. Parhami
    • Mathematics
    • Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002.
    • 2002
    • 17
    • PDF
    Parity-preserving transformations in computer arithmetic
    • B. Parhami
    • Computer Science, Engineering
    • SPIE Optics + Photonics
    • 2002
    • 10
    • PDF
    On universality of general reversible multiple-valued logic gates
    • 74
    • PDF